industry news
Subscribe Now

Deci and Intel Collaborate to Optimize Deep Learning Inference on Intel’s CPUs.

Deci’s collaboration with Intel marks a significant step towards enabling new applications of deep learning inference on Intel Architecture (IA) CPUs.

Tel Aviv, Israel, March 11, 2021 – Deci, the deep learning company building the next generation of AI, announced today a broad strategic business and technology collaboration with Intel Corporation to optimize deep learning inference on Intel Architecture (IA) CPUs. As one of the first companies to participate in Intel Ignite startup accelerator, Deci will now work with Intel to deploy innovative AI technologies to mutual customers.

The collaboration between Deci and Intel takes a significant step towards enabling deep learning inference at scale on Intel CPUs, reducing costs and latency, and enabling new applications of deep learning inference. New deep learning tasks can be performed in a real-time environment on edge devices and companies that use large scale inference scenarios can dramatically cut cloud or datacenter cost, simply by changing the inference hardware from GPU to Intel CPU.

“By optimizing the AI models that run on Intel’s hardware, Deci enables customers to get even more speed and will allow for cost-effective and more general deep learning use cases on Intel CPUs,” said Deci CEO and co-founder Yonatan Geifman. “We are delighted to collaborate with Intel to deliver even greater value to our mutual customers and look forward to a successful partnership.”

Deci and Intel’s collaboration began with MLPerf where on several popular Intel CPUs, Deci’s AutoNAC (Automated Neural Architecture Construction) technology accelerated the inference speed of the well-known ResNet-50 neural network, reducing the submitted models’ latency by a factor of up to 11.8x and increasing throughput by up to 11x. Deci’s AutoNAC technology uses machine learning to redesign any model and maximize its inference performance on any hardware – all while preserving its accuracy.

Monica Livingston, AI Solutions and Sales Director at Intel said, “Deci delivers optimized deep learning inference on Intel processors as highlighted in MLPerf. Optimizing advanced AI models on general purpose infrastructure based on Intel Xeon Scalable CPUs allows our customers to meet performance SLAs, reduce cost, decrease time to deployment, and gives them the ability to effectively scale.”

This collaboration started with Deci being one of the first companies to join Intel Ignite, an accelerator program designed to support innovative startups in advancing new technologies in disruptive markets. Pilots of Deci’s platform to select customers in the enterprise, cloud, communications, and media segments are being developed to enable them to scale up and further accelerate their deep learning usage on Intel CPUs. As the results of these engagements are shared, an opportunity to scale the Deci platform to a broader base of customers is being planned.

For more in-depth information about Deci and Intel’s MLPerf results, see here.

About Deci

Deci is ushering in a new AI paradigm by using AI to build and operate AI models. Deci’s deep learning platform enables data scientists to transform their AI models into production-grade solutions on any hardware, crafting the next generation of AI for enterprises across the board. Deci’s proprietary AutoNAC (Automated Neural Architecture Construction) technology autonomously redesigns an enterprise’s deep learning models to squeeze the maximum utilization out of its hardware. Founded in 2019 and based in Tel Aviv, Deci’s team of deep learning experts are dedicated to eliminating production-related bottlenecks across the AI lifecycle to allow developers and engineers the time to do what they do best – create innovative AI solutions for our world’s complex problems.

Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

Leave a Reply

featured blogs
Apr 17, 2021
'Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and potential of Virtuoso RF Solution and Virtuoso MultiTech. So, how does Virtuoso meets Maxwell? Now, the... [[ Click on the title to access the full blog on the Cadence Community site....
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500

Sponsored by Texas Instruments

Functional safety standards such as IEC 61508 and ISO 26262 require semiconductor device manufacturers to address both systematic and random hardware failures. Base failure rates (BFR) quantify the intrinsic reliability of the semiconductor component while operating under normal environmental conditions. Download our white paper which focuses on two widely accepted techniques to estimate the BFR for semiconductor components; estimates per IEC Technical Report 62380 and SN 29500 respectively.

Click here to download the whitepaper

Featured Chalk Talk

Thermal Bridge Technology

Sponsored by Mouser Electronics and TE Connectivity

Recent innovations can make your airflow cooling more efficient and effective. New thermal bridges can outperform conventional thermal pads in a number of ways. In this episode of Chalk Talk, Amelia Dalton chats with Zach Galbraith of TE Connectivity about the application of thermal bridges in cooling electronic designs.

More information about TE Thermal Bridge Technology