industry news
Subscribe Now

DDC-I Announces Deos Multicore Platform for Jacinto 7 Developers Targeting High Assurance Aerospace Market

Phoenix, AZ – November 17, 2021 – DDC-I, a leading supplier of software and professional services for mission- and safety-critical applications, today announced that it will port its Deos DO-178C safety-critical real-time operating system to Texas Instruments’ Jacinto™ 7 family of processors. Jacinto 7 processors running Deos™ provide an ideal platform for developing, deploying and certifying DO-178C avionics software with the most demanding I/O, networking, and control requirements.

The Jacinto 7 processor family features a heterogeneous architecture optimized for control node and intelligent sensor applications. Featuring Arm® Cortex®-A72 cores and a mix of fixed and floating-point DSP cores, Jacinto 7 processors are also equipped with matrix multiplication accelerators for machine learning, integrated ISP and vision processing. While primarily intended for automotive and industrial applications, the Jacinto 7 processor family’s integrated feature set also makes it an excellent choice for avionics systems.

“Jacinto 7 processors provide a unique blend of high performance multicore computing, co-processing and versatile I/O that make it superb for avionics applications requiring data fusion, array processing, and other advanced control and sensor functionality,” said Greg Rose, vice president of marketing and product management at DDC-I. “Deos cache partitioning, time/space partitioning, and system redundancy features allow avionics developers to take full advantage of the Jacinto 7 processors’ multicore computing, I/O, coprocessing, and security features while reducing worst-case execution time to achieve the highest level of safety-critical operation.”

Deos is a safety-critical embedded RTOS that uses patented technology to deliver the highest possible CPU utilization on multi-core processors, including a broad range of Arm®-based processors and cores. First certified to DO-178 DAL A in 1998, Deos features hard real-time response, time and space partitioning, ARINC-653 and POSIX interfaces, all in a FACE™ Conformant Safety Extended and Safety Base Profiles. With an emphasis on multicore applications, Deos scales well in the gamut of avionics applications, from highly deterministic deeply embedded FADECs (Full Authority Digital Engine Control) and flight controls to complex high throughput displays and mission computers.

DDC-I’s SafeMC™ technology extends Deos’ advanced capabilities to multiple cores, enabling developers of safety-critical systems to achieve best in class multi-core performance without compromising safety-critical task response and guaranteed execution time. SafeMC employs a bound multiprocessing (BMP) architecture, safe scheduling, and cache partitioning to minimize cross-core contention and interference patterns that affect the performance, safety criticality and certifiability of multi-core systems. Together with Deos’ unique redundancy features, avionics systems developers can develop highly robust systems using Multi-Core Processors (MCP), as specified by the Certification Authorities Software Team (CAST).

About DDC-I, Inc.

DDC-I, Inc. is a global supplier of real-time operating systems, software development tools, custom software development services, and legacy software system modernization solutions, with a primary focus on mission- and safety-critical applications. DDC-I’s customer base is an impressive “who’s who” in the commercial, military, aerospace, and safety-critical industries. DDC-I offers safety-critical real-time operating systems, compilers, integrated development environments and run-time systems for C, C++, and Ada application development. For more information regarding DDC-I products, contact DDC-I at 4545 E. Shea Blvd, Phoenix, AZ 85028; phone (602) 275-7172; fax (602) 252-6054; e-mail sales@ddci.com or visit http://www.ddci.com/pr2112.

Leave a Reply

featured blogs
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023
23,356 views