industry news
Subscribe Now

ClioSoft Integrates SOS Design Data Management Platform with Mentor’s Tanner IC Design Tools

Collaborative SoC design management platform offers analog mixed-signal users to seamlessly manage different revisions & releases of design data from the Tanner IC tool cockpit

FREMONT, Calif., November 12, 2018 –   ClioSoft today announced SOS for Tanner, a SoC design management platform developed by ClioSoft in collaboration with Mentor, a Siemens business.  The solution involves integration of ClioSoft’s flagship enterprise data management software, SOS7 Design Management Platform, into Mentor’s Tanner IC Design Tool Flow to provide design management and multi-site team collaboration support for designers who use Tanner IC tools to develop analog and mixed-signal SoCs.

ClioSoft’s SOS7 design management platform for Tanner’s S-Edit and L-Edit tools provides analog/mixed-signal designers a seamless, integrated design-management solution to improve design productivity. Users have an easy-to-use, intuitive interface for revision control and release management within the Tanner tools to manage their schematics, layouts and other views. Designers can integrate SOS for Tanner into any design flow without having to modify their existing design methodology.

SOS for Tanner features include:

  • Easy access to design management commands from the library navigator in the tools
  • Integration with Tanner S-Edit and L-Edit for auto check-out and check-in
  • Workspaces with links to smart cache to optimize network storage
  • Data management operations for an entire design hierarchy
  • Meta data caching for enhanced remote site performance
  • Offline mode support to minimize impact of network outages
  • Built for performance, scalability and data security

These and other features of SOS for Tanner also minimize the chance of configuration errors without large re-design iterations and make design reuse more efficient. For more details please view the joint webinar titled: Enhanced Productivity with SOS7 Integrated with Tanner Tools

“As analog and mixed-signal designs continue to grow in complexity, there is an increasing demand for an enterprise design data management for design teams to build and collaborate without risking productivity time,” said Greg Lebsack, EDS General Manager of Mentor, a Siemens business. “Our collaboration with ClioSoft, delivers an outstanding commercial SoC design management solution for analog and mixed-signal design teams using the Tanner IC design flow tools.”

“We are pleased to be able to provide SOS for Tanner IC tools for use by analog and mixed-signal design teams,” said Srinath Anantharaman, founder and CEO of ClioSoft. “The integrated solution enables analog and mixed-signal design teams to improve design collaboration when developing their SoCs and mitigate the risk by sharing and using the correct version of the design data and IPs.”

 

About ClioSoft

ClioSoft is the pioneer and leading developer of enterprise system-on-chip (SoC) design configuration and enterprise IP management solutions for the semiconductor industry.  The company provides two unique platforms that enable IP design management and reuse.  The SOS7 platform is the only design management solution for multi-site design collaboration for all types of designs – analog, digital, RF and mixed-signal and the designHUB platform provides a collaborative IP reuse ecosystem for enterprises.  ClioSoft customers include the top 20 semiconductor companies worldwide. The company is headquartered in Fremont, CA with sales offices and distributors in the United States, United Kingdom, Europe, Israel, India, China, Taiwan, Korea and Japan.  For more information visit www.cliosoft.com

Leave a Reply

featured blogs
Mar 28, 2024
'Move fast and break things,' a motto coined by Mark Zuckerberg, captures the ethos of Silicon Valley where creative disruption remakes the world through the invention of new technologies. From social media to autonomous cars, to generative AI, the disruptions have reverberat...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
29,545 views