industry news
Subscribe Now

CAST And Avery Design Systems Expand IP Partnership to Support Next Generation High-Bandwidth Automotive Networking And Control Systems

Integrated IP/VIP solutions for CAN XL and TSN Ethernet enable rapid design, verification and deployment of SoCs for new protocols

Tewksbury, MA. and Woodcliff Lake, NJ.July 27, 2021 Avery Design Systems, a leader in functional verification solutions, and semiconductor intellectual property supplier CAST, Inc., announced today they have expanded their partnership to offer joint solutions supporting the design and verification of automotive SoCs that utilize the emerging CAN XL and TSN Ethernet 1/10G networking and control protocols. 

The solutions integrate CAST’s validated design IP for both standards with Avery’s verification IP (VIP) that streamlines the design and verification process to an ensure higher quality designs as well as compliance with the standards. The new solutions include the CAN XL and TSN Ethernet design IP from CAST and the corresponding VIP from Avery, which is one of the most comprehensive verification suites available.

CAN XL is the third generation of the CAN data link layer that enables net data rates of up to 10Mbit/s and supports an extra-large (XL) payload of up to 2048 bytes. High speed Ethernet in automotive supports the need for multiple streams of data from cameras, sensors, and radars to be transferred and processed in real time. Time Sensitive Networking (TSN) addresses the scheduling, low-latency, and safety requirements of mission-critical control systems like braking, steering, ADAS and other functions.

The expanded partnership builds on the companies’ thirteen-year-long relationship and creates best-in-class, robust, pre-validated CAN FD/XL and TSN Ethernet MAC solutions, streamlining the design and verification process for mutual customers.  Avery’s virtual prototype solution for CAN XL and TSN Ethernet enables running CAST’s CAN XL IP and TSN Ethernet MAC reference designs and software stack in a QEMU/SystemVerilog co-simulation solution running on RTOS and supports RISC-V, Arm, and Microblaze embedded processor solutions.  

“As an increasing amount of data gets moved throughout and around the connected automobile chip developers need the latest high-bandwidth and high-speed connectivity solutions enabled by evolving networking standards. CAST has a long track record of providing reliable and accurate IP solutions to incorporate the latest automotive networking functionality in SoCs, and this expands our established partnership to deliver high quality VIP to further accelerate the verification of these designs. We look forward to continuing our collaboration to address the current and next-generation protocols being used in a rapidly evolving automotive electronics market,” said Chris Browy vice president of sales and marketing at Avery.

CAST’s automotive design IP has been rigorously validated through industry plugfests and multiple customer applications. In conjunction with these IP cores, Avery’s VIP can be used by designers to ensure complete verification of their designs and full protocol and timing compliance. The solution includes a ready-to-use set of models, protocol checkers, and compliance testsuites in 100% native SystemVerilog and UVM. 

“Extending our successful relationship with Avery helps our CAN and TSN IP customers further reduce their time to market while improving the reliability of their end products. Through this partnership, our design IP is verified with independent developed VIP, and the Avery VIP can be optimized for use with our proven design cores. The result is a highly efficient design and verification methodology for automotive SoC developers,” said Nikos Zervas, chief executive officer at CAST. 

About Avery Design Systems

Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.

About CAST, Inc.

CAST develops and sells digital IP cores for ASICs and FPGAs. The product line includes compression engines, microcontrollers and processors, standard interfaces, SoC security modules and cryptoprocessors, and various peripheral devices and other IP cores. The company applies nearly three decades of IP experience to offering straightforward, flexible licensing and some of the best customer support services in the industry. Learn more by visiting www.cast-inc.com, emailing info@cast-inc.com, or calling +1 201.391.8300.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Battery-free IoT devices: Enabled by Infineon’s NFC Energy-Harvesting
Sponsored by Mouser Electronics and Infineon
Energy harvesting has become more popular than ever before for a wide range of IoT devices. In this episode of Chalk Talk, Amelia Dalton chats with Stathis Zafiriadis from Infineon about the details of Infineon’s NFC energy harvesting technology and how you can get started using this technology in your next IoT design. They discuss the connectivity and sensing capabilities of Infineon’s NAC1080 and NGC1081 NFC actuation controllers and the applications that would be a great fit for these innovative solutions.
Aug 17, 2023
30,089 views