industry news
Subscribe Now

Cadence Full-Flow Digital and Signoff Tools Optimized for New 7nm Arm Cortex-A77 CPU

Highlights:

•       Cadence delivers 7nm RAK for the development of Arm-based designs for next-generation smartphones, laptops, and other mobile devices
•       RAK provides an RTL-to-GDS flow, enabling designers to get to market faster using Arm IP

SAN JOSE, Calif., May 28, 2019—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its full-flow digital and signoff tools support the new high-performance, high-efficiency Arm® Cortex®-A77 CPU for next-generation smartphones, laptops, and other mobile devices. To accelerate the adoption of Arm’s latest processor, Cadence delivered a complete 7nm Rapid Adoption Kit (RAK) that utilizes Arm 7nm POP IP libraries, enabling customers to improve power, performance and area (PPA) and get to market faster.

To learn more about the Cadence full-flow digital and signoff solutions that support
the Cortex-A77 processor, please visit www.cadence.com/go/dsarmraka77.

The 7nm RAK includes comprehensive documentation and tool scripts that detail how customers can leverage their existing Cadence full-flow digital solution using the latest tool features to achieve PPA goals when creating designs with the Cortex-A77 processor. The complete Cadence RTL-to-GDS flow includes the following digital and signoff tools:

•       Innovus™ Implementation System: Statistical on-chip variation (SOCV) propagation and IR-driven optimization results in improved timing closure and power integrity for advanced 7nm designs

•       Genus™ Synthesis Solution: Register-transfer level (RTL) physical synthesis supports all the latest 7nm advanced-node requirements, resulting in convergent design closure using the Innovus Implementation System

•       Conformal® Equivalence Checking: Ensures the accuracy of logic changes and engineering change orders (ECOs) during the implementation flow

•       Conformal Low Power: Enables the creation and validation of power intent in context of the design, combining low-power equivalence checking with structural and functional checks to allow full-chip verification of power-efficient designs

•       Tempus™ Timing Signoff Solution: Offers path-based, signoff-accurate timing analysis, and 7nm physically aware ECO design optimization, providing the quickest path to tapeout

•       Voltus™ IC Power Integrity Solution: Static and dynamic analysis used during implementation and signoff ensures optimal power distribution design

•       Quantus™ Extraction Solution: Fulfills all 7nm advanced-node requirements to ensure accurate correlation to final silicon

“The launch of Cortex-A77 delivers a number of enhancements, offering customers the performance and efficiency leadership needed for the latest smartphones, laptops and other mobile devices,” said Ian Smythe, vice president of marketing, Client Line of Business, at Arm. “Our collaboration with Cadence on the delivery of the RAK enables partners to quickly bring optimized solutions to market across emerging applications areas like 5G, augmented reality, and machine learning.”

“We worked closely with Arm to optimize our advanced digital implementation and signoff solutions for the Cortex-A77 processor so customers can create 7nm designs that meet aggressive PPA goals,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “Engineers using the RAK can adopt Cadence and Arm technologies with confidence that they can deliver competitive designs to market faster.”

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Jun 17, 2019
eSilicon used the Tessent family of DFT solutions to solve their toughest challenges of testing a large 2.5D/3D deep learning device. Hear all about it in this 15 minute video. With over 300 tapeouts, there is no doubt that eSilicon has tons of experience getting designs don...
Jun 17, 2019
The IC6.1.8 ISR4 and ICADVM18.1 ISR4 production releases are now available for download at Cadence Downloads . IC6.1.8 ISR4 ICADVM18.1 ISR4 For information on supported platforms, compatibility with... [[ Click on the title to access the full blog on the Cadence Community si...
Jun 17, 2019
One topic that garnered much interest at the Samtec booth at the International Microwave Symposium was a dynamic stress test of Samtec’s microwave cable. This demonstration proves that our low-loss, microwave cable withstands high flex cycles and still maintains signal ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...