industry news
Subscribe Now

Cadence Extends Popular Tensilica Vision and AI DSP IP Product Line with New DSPs Targeting High-End and Always-On Applications

Vision Q8 and Vision P1 DSPs Broaden Support for Automotive, Mobile and Consumer Markets

SAN JOSE, Calif., April 22, 2021—Cadence Design Systems, Inc. (Nasdaq: CDNS) today expanded its popular Tensilica® Vision DSP product family with the debut of two new DSP IP cores for embedded vision and AI. Packing an industry-leading 3.8 tera operations per second (TOPS), the flagship Cadence® Tensilica Vision Q8 DSP delivers 2X performance and memory bandwidth compared to the Tensilica Vision Q7 DSP and energy efficiency for high-end vision and imaging applications in the automotive and mobile markets. The Tensilica Vision P1 DSP is optimized for always-on and smart sensor applications in the consumer market, providing an energy-efficient solution.

There has been strong customer interest in the Vision Q8 and Vision P1 DSPs, with several evaluations underway. The new DSPs round out Cadence’s comprehensive portfolio of proven vision and AI DSPs, offering customers even greater design flexibility with best-in-class technology. For more information, visit

Based on the similar SIMD and VLIW architecture found in the existing Tensilica Vision DSPs, the Vision Q8 and Vision P1 DSPs feature an N-way programming model that preserves software compatibility for an easy migration from prior-generation Tensilica Vision DSPs with different SIMD widths. Like the rest of the Tensilica Vision DSP family, the Vision Q8 and Vision P1 DSPs support Tensilica Instruction Extension (TIE) language, allowing customers to customize the instruction set. Both DSPs also support Xtensa® Neural Network Compiler (XNNC) and the Android Neural Networks API (NNAPI) for neural network support. In addition, they support more than 1700 OpenCV-based vision library functions, OpenCL and the Halide compiler for computer vision and imaging applications. Both cores are automotive ready with ASIL B hardware random faults and ASIL D systematic fault certification.

The seventh-generation Tensilica Vision Q8 DSP also offers the following features and capabilities:
Optimized for high-end mobile and multi-camera automotive applications
1024-bit SIMD with 3.8TOPS delivers 2X performance for vision, AI and floating point and 2X memory bandwidth compared to the Vision Q7 DSP
Single core simplifies system design, reducing power by up to 20 percent
Delivers up to 4X performance improvement for non-convolution layers for AI workload
Expanded instruction set provides high-level language support for OpenCL and Halide, and simplified programming model shortens time to program so code can be written once and utilized across different SIMD widths

Tensilica Vision P1 DSP features and capabilities include:
Optimized for always-on applications including smart sensors, AR/VR glasses and IoT/smart home devices
128-bit SIMD with 400 giga operations per second (GOPS) offers one-third the power and area plus 20 percent higher frequency compared to the widely deployed Vision P6 DSP
Architecture optimized for small memory footprint and operation in low-power mode

“The sheer number of sensors, as well as demands for higher frames per second and resolution, are driving the need for high-performance vision and AI DSPs that support a variety of data types,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “At the same time, the market also needs low-power vision DSPs with entry-level AI support for always-on smart sensor applications. With the introduction of the Tensilica Vision Q8 and Vision P1 DSPs, Cadence offers our customers optimal flexibility and faster time to market with a comprehensive portfolio of vision and AI DSPs from the high end to the low end.”

Industry Analyst Quotes

“The use of 3D sensors and different types of sensor technology continues to grow in the mobile, automotive and AR/VR markets,” said Mike Demler, senior analyst at the Linley Group. “All of these markets are increasingly demanding high-performance vision and AI processing with low power for edge applications. To meet these requirements, SoC designers are seeking hardware IP with a range of performance points. Cadence has a proven track record of successfully delivering six generations of Tensilica Vision DSPs, and with the introduction of these two new DSPs to the lineup, Cadence remains a compelling choice for SoC designers.”

“As stated in our CMOS Camera Module Industry for Consumer & Automotive 2020 report, over the next five years, we expect to continue to see 20 to 30% growth in the sensing segment of the image sensor market, with the biggest growth coming from the automotive and the mobile market segments,” said Pierre Cambou, principal analyst, imaging at Yole Développement (Yole). “Sensing applications in the mobile image sensor market are now well established for biometrics and 3D; in automotive, ADAS image sensors are becoming an increasing focus given the proliferation of more complex use cases. There is currently a need for high-performance DSPs capable of operating with a few tera operations per second (TOPS) of computing power to address upcoming consumer and ADAS Level 2+ applications. Meanwhile, new consumer use cases are driving the need for always-on operations; therefore efficiency and low power operation modes become well sought after capabilities, as illustrated in our Neuromorphic Sensing and Computing 2019 report.”

Partner Endorsements

“We ported our SlimEdge AR applications on Cadence’s prior-generation Tensilica Vision DSPs, achieving unprecedented performance gains. The 2X increase in both vision and AI performance provided by the Tensilica Vision Q8 DSP will be particularly beneficial for vSLAM, where low latency and high accuracy are key,” said John Lin, CEO of Xvisio Technology. “The Tensilica Vision P1 DSP targeted at always-on applications with very low power is a needed addition for the AR glass market.”
“In collaboration with Cadence, we ported our driver monitoring technology to systems where high performance, low power and low latency are critical,” said Modar Alaoui, founder and chief executive officer of Eyeris. “Cadence offers one of the best vision and AI platforms, including the necessary software tools and libraries to showcase our technology. We look forward to leveraging the Tensilica Vision Q8 and Vision P1 DSPs and further solidifying our collaboration with Cadence.”

The Tensilica Vision Q8 and Vision P1 DSPs support Cadence’s Intelligent System Design™ strategy, enabling design excellence. The Tensilica Vision Q8 DSP is available now, while the Tensilica Vision P1 DSP is expected to be available for general release in the second quarter of 2021.

About Cadence
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at

Leave a Reply

featured blogs
May 12, 2021
The ICADVM20.1 ISR18 and IC6.1.8 ISR18 production releases are now available for download at Cadence Downloads . For information on supported platforms and other release compatibility information,... [[ Click on the title to access the full blog on the Cadence Community site...
May 11, 2021
Human vision in indispensable and often taken for granted. Similarly machine, or embedded, vision influences daily human life in ways thought impossible. Simply, machine vision refers to the ability of embedded systems to “see”. Key system components include camer...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

Insights on StarRC Standalone Netlist Reducer

Sponsored by Synopsys

With the ever-growing size of extracted netlists, parasitic optimization is key to achieve practical simulation run times. Key trade-off for any netlist reducer is accuracy vs netlist size. StarRC Standalone Netlist reducer provides the flexibility to optimize your netlist on a per net basis. The user has total control of trading accuracy of some nets versus netlist optimization - yet another feature from StarRC to provide flexibility to the designer.

Click here for more information

featured paper

Ultra Portable IO On The Go

Sponsored by Maxim Integrated

The Go-IO programmable logic controller (PLC) reference design (MAXREFDES212) consists of multiple software configurable IOs in a compact form factor (less than 1 cubic inch) to address the needs of industrial automation, building automation, and industrial robotics. Go-IO provides design engineers with the means to rapidly create and prototype new industrial control systems before they are sourced and constructed.

Click to read more

featured chalk talk

Thermocouple Temperature Sensor Solution

Sponsored by Mouser Electronics and Microchip

When it comes to temperature monitoring and management, industrial applications can be extremely demanding. With temperatures that can range from 270 to 3000 C, consumer-grade temperature probes just don’t cut it. In this episode of Chalk Talk, Amelia Dalton chats with Ezana Haile of Microchip technology about using thermocouples for temperature monitoring in industrial applications.

More information about Microchip Technology MCP9600, MCP96L00, & MCP96RL00 Thermocouple ICs