industry news
Subscribe Now

Cadence Demonstrates IP Test Silicon for PCI Express 6.0 Specification on TSMC N5 Process

Design kits now available for early adopters

SAN JOSE, Calif., October 27, 2021—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the immediate availability of Cadence® IP supporting the PCI Express® (PCIe®) 6.0 specification on the TSMC N5 process. The Cadence IP for PCIe 6.0 consists of a high-performance DSP-based PHY and a feature-rich companion controller to deliver the optimized performance and throughput for next-generation applications in hyperscale computing and 5G communications, including networking, emerging memory and storage. Early adopters of Cadence IP for PCIe 6.0 can access design kits now.

The 5nm PCIe 6.0 PHY test chip silicon from Cadence demonstrated excellent electrical performance across all PCIe rates. The PAM4/NRZ dual-mode transmitter delivered optimal signal integrity, symmetry and linearity with extremely low jitter. The DSP-based receiver demonstrated robust data recovery capabilities while withstanding harsh signal impairments and channel loss in excess of 35dB at 64GT/s. In addition, the advanced DSP core in the PHY provides continuous background adaptation to monitor and compensate for the signal fluctuations induced by environmental factors, achieving enhanced reliability.

The Cadence controller IP for PCIe 6.0 is designed to provide the highest link throughput and utilization while operating with extremely low latency. The highly scalable multi-packet processing architecture supports up to 1024-bit wide data path in x16 configuration while operating at 1GHz to achieve maximum aggregate bandwidth of 128Gbps. The feature-rich controller IP supports all the new PCIe 6.0 features, including PAM4 signaling, Forward Error Correction (FEC), FLIT Encoding and L0p power state while retaining full backward compatibility.

A PCIe 6.0 subsystem test chip was taped out on TSMC N5 in July 2021. This subsystem test chip integrated the second-generation power, performance and area (PPA)-optimized PCIe 6.0 PHY together with the PCIe 6.0 controller. This subsystem test chip enables Cadence to validate

PCIe 6.0 PHY and controller functions at the system level and perform rigorous compliance and stress tests to ensure universal interoperability and reliability.

“We work closely with Cadence, our long-standing ecosystem partner, to enable next-generation designs benefiting from the significant power, performance and area improvements of our advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “This collaborative effort combining Cadence’s leading IP solution with TSMC’s 5nm technology will help our mutual customers meet the most challenging power and performance requirements and quickly launch their differentiated product innovations.”

“Early adopters have already started exploring with the new PCIe6 specification, and we are looking forward to seeing them achieve positive results with TSMC and Cadence technologies,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “We’ve been deploying PAM4-based IP since 2019 when we introduced our first-generation 112G-LR SerDes IP, and our vast expertise in PAM4 technology plus our strong collaboration with TSMC provides a robust foundation for success with our PCIe6 products.”

The Cadence IP for the PCIe 6.0 specification supports the company’s Intelligent System Design™ strategy, which enables SoC design excellence. Cadence’s comprehensive portfolio of design IP solutions for TSMC’s advanced processes also includes 112G, 56G, die-to-die (D2D) and advanced memory IP solutions. For more information on the Cadence IP for PCIe 6.0 specification, please visit www.cadence.com/go/pcie6pr.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
26,316 views