industry news
Subscribe Now

Cadence Announces Legato Memory Solution, Industry’s First Integrated Memory Design and Verification Solution

Delivers up to 2X runtime improvement compared to existing point tool solutions

SAN JOSE, Calif., September 7, 2017—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the Cadence® Legato™ Memory Solution, the industry’s first integrated solution for memory design and verification. The Legato Memory Solution eliminates the complexity of piecing together point tools for multiple design and verification tasks and can lead to productivity gains of up to 2X when compared with previous point tool offerings. To learn more about the Cadence Legato Memory Solution, please visit www.cadence.com/go/memorysolution.

The first-of-its-kind Legato Memory Solution’s cohesive design environment automates design steps and lets customers use the innovative Cadence toolset to deliver products to market faster. The solution includes new patent-pending Cadence Super Sweep technology that utilizes existing simulation databases for multi-corner and Monte Carlo analysis, allowing customers to improve both runtime and simulation throughput.
The technology capabilities included with the Cadence Legato Memory Solution improve overall design productivity and are as follows:

•       Bitcell design and verification environment: Customers can design the bitcell, including variation analysis, without ever having to leave the design environment.

•       Memory compiler design and verification environment: Customers can design and verify full memory arrays within the Legato Memory Solution and access the new Super Sweep technology to maximize accuracy and simulation throughput for advanced-node designs.

•       Memory characterization environment: Customers can create Liberty format models of the memory for system-on-chip (SoC) full-chip analysis. The tight integration between memory characterization and circuit simulation provides additional accuracy and performance improvements that can’t be achieved by point tools.

“As a world-leading supplier of System-on-Chip solutions, focused on imaging, networking and computing technologies that drive a wide variety of applications, it is critical that we accurately simulate memory instances to minimize area and power consumption of System-on-Chip,” said Yoshifumi Okamoto, corporate executive vice president & CTO at Socionext. “Through our use of the Cadence Legato Memory Solution, we have experienced a 2X productivity gain when compared with our point solution and successfully taped out 12nm memory macro designs for our System-on-Chip solutions, and we can confirm good correlation between simulation result and silicon measurement.”

“Long simulation times and a high rate of inaccuracy have become bottlenecks in the SoC design cycle schedule,” said Tom Beckley, senior vice president and general manager of the Custom IC & PCB Group at Cadence. “The new Legato Memory Solution combines patented technologies interleaved with our existing, proven Virtuoso® Liberate™ MX Memory Characterization Solution, Spectre® eXtensive Partitioning Simulator (XPS) and Virtuoso Variation Analysis solutions to improve designer productivity and enable our customers to meet stringent design schedules.”

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Sep 25, 2020
What do you think about earphone-style electroencephalography sensors that would allow your boss to monitor your brainwaves and collect your brain data while you are at work?...
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...
Sep 25, 2020
Normally, in May, I'd have been off to Unterschleißheim, a suburb of Munich where historically we've held what used to be called CDNLive EMEA. We renamed this CadenceLIVE Europe and... [[ Click on the title to access the full blog on the Cadence Community site...
Sep 24, 2020
Samtec works with system architects in the early stages of their design to create solutions for cable management which provide even distribution of thermal load. Using ultra-low skew twinax cable to route signals over the board is a key performance enabler as signal integrity...

Featured Video

Four Ways to Improve Verification Performance and Throughput

Sponsored by Cadence Design Systems

Learn how to address your growing verification needs. Hear how Cadence Xcelium™ Logic Simulation improves your design’s performance and throughput: improving single-core engine performance, leveraging multi-core simulation, new features, and machine learning-optimized regression technology for up to 5X faster regressions.

Click here for more information about Xcelium Logic Simulation

Featured Paper

An Introduction to Automotive LIDAR

Sponsored by Texas Instruments

This white paper is an introduction to industrial and automotive time-of-flight (ToF) light detection and ranging (LIDAR) solutions to serve next-generation autonomous systems.

Click here to download the whitepaper

Featured Chalk Talk

Microchip PIC-IoT WG Development Board

Sponsored by Mouser Electronics and Microchip

In getting your IoT design to market, you need to consider scalability into manufacturing, ease of use, cloud connectivity, security, and a host of other critical issues. In this episode of Chalk Talk, Amelia Dalton sits down with Jule Ann Baker of Microchip to chat about these issues, and how the Microchip PIC-IoT WG development board can help you overcome them.

Click here for more information about Microchip Technology PIC-IoT WG Development Board (AC164164)