industry news
Subscribe Now

Ambarella’s AI vision processor meets automotive safety goals with Mentor’s Tessent Safety ecosystem

AI vision silicon company achieves successful bring-up and meets ISO26262 safety goals using Tessent test technology

Mentor, a Siemens business, today announced that its Tessent™ software Safety ecosystem helped artificial intelligence (AI) vision silicon company Ambarella Inc. successfully meet in-system test requirements and achieve ISO26262 automotive safety integrity level (ASIL) goals for its CV22FS and CV2FS automotive camera system-on-chips (SoCs).

“Design-for-Test (DFT) is a critical element of integrated circuit (IC) design, especially for cutting-edge AI devices targeting safety-critical automotive applications,” said Praveen Jaini, director of VLSI for Ambarella. “Mentor’s Tessent Safety ecosystem offered us a vast array of powerful, time-saving features that helped us to achieve our design goals quickly, with cost-efficiency and with the reliability that our customers have come to expect. Because Mentor’s Tessent ecosystem is highly scalable, it provides optimal flexibility for developing alternative designs and next-generation devices.”

Encompassing a broad spectrum of industry-leading Mentor IC test technologies, the Tessent Safety ecosystem is a comprehensive portfolio of best-in-class automotive IC test solutions with links to Mentor’s industry-leading partners. The ecosystem delivers a range of advanced IC test technologies, including in-line device monitoring – an innovative approach that distributes embedded monitors throughout each semiconductor device, all connected through a common infrastructure to enable rapid detection and reporting of random failures anywhere in the system.

“The prospect of near-term automated driving presents the semiconductor industry with tremendous opportunity, while presenting a host of new technology challenges,” said Brady Benware, vice president and general manager for the Tessent product family at Mentor, a Siemens business. “The Tessent Safety ecosystem helps our customers tackle and overcome these challenges with a scalable DFT architecture specifically engineered to address the intense time, cost and quality requirements associated with autonomous vehicle IC design.”

The design for Ambarella’s CV22FS and CV2FS SoCs utilized the following Tessent Safety ecosystem technologies:

  • Tessent™ LogicBIST software, which is the industry’s leading built-in self-test solution for testing the digital logic components of integrated circuits. It includes unique features targeted at nanometer SoC designs that reduce test costs and shorten time-to-market, while maximizing test quality.
  • Tessent™ MemoryBIST platform, which features a comprehensive automation flow that provides design rule checking, test planning, integration, and verification at either the RTL or gate level.
  • The Tessent™ MissionMode product, which provides a combination of automation and on-chip IP for enabling semiconductor chips throughout an automotive electronics system to be tested and diagnosed at any point during a vehicle’s functional operation.

For more information on Mentor’s DFT solutions for the automotive space, please visit: https://tinyurl.com/yb5zzezc.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Industrial Internet of Things (IIoT)
Sponsored by Mouser Electronics and Eaton
In this episode of Chalk Talk, Amelia Dalton and Mohammad Mohiuddin from Eaton explore the components, communication protocols, and sensing solutions needed for today’s growing IIoT infrastructure. They take a closer look at how Eaton's circuit protection solutions, magnetics, capacitors and terminal blocks can help you ensure the success of your next industrial internet of things design.
Jun 14, 2023
35,808 views