industry news
Subscribe Now

Ambarella’s AI vision processor meets automotive safety goals with Mentor’s Tessent Safety ecosystem

AI vision silicon company achieves successful bring-up and meets ISO26262 safety goals using Tessent test technology

Mentor, a Siemens business, today announced that its Tessent™ software Safety ecosystem helped artificial intelligence (AI) vision silicon company Ambarella Inc. successfully meet in-system test requirements and achieve ISO26262 automotive safety integrity level (ASIL) goals for its CV22FS and CV2FS automotive camera system-on-chips (SoCs).

“Design-for-Test (DFT) is a critical element of integrated circuit (IC) design, especially for cutting-edge AI devices targeting safety-critical automotive applications,” said Praveen Jaini, director of VLSI for Ambarella. “Mentor’s Tessent Safety ecosystem offered us a vast array of powerful, time-saving features that helped us to achieve our design goals quickly, with cost-efficiency and with the reliability that our customers have come to expect. Because Mentor’s Tessent ecosystem is highly scalable, it provides optimal flexibility for developing alternative designs and next-generation devices.”

Encompassing a broad spectrum of industry-leading Mentor IC test technologies, the Tessent Safety ecosystem is a comprehensive portfolio of best-in-class automotive IC test solutions with links to Mentor’s industry-leading partners. The ecosystem delivers a range of advanced IC test technologies, including in-line device monitoring – an innovative approach that distributes embedded monitors throughout each semiconductor device, all connected through a common infrastructure to enable rapid detection and reporting of random failures anywhere in the system.

“The prospect of near-term automated driving presents the semiconductor industry with tremendous opportunity, while presenting a host of new technology challenges,” said Brady Benware, vice president and general manager for the Tessent product family at Mentor, a Siemens business. “The Tessent Safety ecosystem helps our customers tackle and overcome these challenges with a scalable DFT architecture specifically engineered to address the intense time, cost and quality requirements associated with autonomous vehicle IC design.”

The design for Ambarella’s CV22FS and CV2FS SoCs utilized the following Tessent Safety ecosystem technologies:

  • Tessent™ LogicBIST software, which is the industry’s leading built-in self-test solution for testing the digital logic components of integrated circuits. It includes unique features targeted at nanometer SoC designs that reduce test costs and shorten time-to-market, while maximizing test quality.
  • Tessent™ MemoryBIST platform, which features a comprehensive automation flow that provides design rule checking, test planning, integration, and verification at either the RTL or gate level.
  • The Tessent™ MissionMode product, which provides a combination of automation and on-chip IP for enabling semiconductor chips throughout an automotive electronics system to be tested and diagnosed at any point during a vehicle’s functional operation.

For more information on Mentor’s DFT solutions for the automotive space, please visit: https://tinyurl.com/yb5zzezc.

Leave a Reply

featured blogs
Jan 22, 2021
Amidst an ongoing worldwide pandemic, Samtec continues to connect with our communities. As a digital technology company, we understand the challenges and how uncertain times have been for everyone. In early 2020, Samtec Cares suspended its normal grant cycle and concentrated ...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 22, 2021
This is my second post about this year's CES. The first was Consumer Electronics Show 2021: GM, Intel . AMD The second day of CES opened with Lisa Su, AMD's CEO, presenting. AMD announced new... [[ Click on the title to access the full blog on the Cadence Community...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

Featured Chalk Talk

Cadence Celsius Thermal Solver

Sponsored by Cadence Design Systems

Electrical-thermal co-simulation can dramatically improve the system design process, allowing thermal design adaptation to be done much earlier. The Cadence Celsius Thermal Solver is a complete electrical-thermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. In this episode of Chalk Talk, Amelia Dalton chats with CT Kao of Cadence Design Systems about how the Celsius Thermal Solver can help detect and mitigate thermal issues early in the design process.

More information about Celsius Thermal Solver