industry news
Subscribe Now

Ambarella’s AI vision processor meets automotive safety goals with Mentor’s Tessent Safety ecosystem

AI vision silicon company achieves successful bring-up and meets ISO26262 safety goals using Tessent test technology

Mentor, a Siemens business, today announced that its Tessent™ software Safety ecosystem helped artificial intelligence (AI) vision silicon company Ambarella Inc. successfully meet in-system test requirements and achieve ISO26262 automotive safety integrity level (ASIL) goals for its CV22FS and CV2FS automotive camera system-on-chips (SoCs).

“Design-for-Test (DFT) is a critical element of integrated circuit (IC) design, especially for cutting-edge AI devices targeting safety-critical automotive applications,” said Praveen Jaini, director of VLSI for Ambarella. “Mentor’s Tessent Safety ecosystem offered us a vast array of powerful, time-saving features that helped us to achieve our design goals quickly, with cost-efficiency and with the reliability that our customers have come to expect. Because Mentor’s Tessent ecosystem is highly scalable, it provides optimal flexibility for developing alternative designs and next-generation devices.”

Encompassing a broad spectrum of industry-leading Mentor IC test technologies, the Tessent Safety ecosystem is a comprehensive portfolio of best-in-class automotive IC test solutions with links to Mentor’s industry-leading partners. The ecosystem delivers a range of advanced IC test technologies, including in-line device monitoring – an innovative approach that distributes embedded monitors throughout each semiconductor device, all connected through a common infrastructure to enable rapid detection and reporting of random failures anywhere in the system.

“The prospect of near-term automated driving presents the semiconductor industry with tremendous opportunity, while presenting a host of new technology challenges,” said Brady Benware, vice president and general manager for the Tessent product family at Mentor, a Siemens business. “The Tessent Safety ecosystem helps our customers tackle and overcome these challenges with a scalable DFT architecture specifically engineered to address the intense time, cost and quality requirements associated with autonomous vehicle IC design.”

The design for Ambarella’s CV22FS and CV2FS SoCs utilized the following Tessent Safety ecosystem technologies:

  • Tessent™ LogicBIST software, which is the industry’s leading built-in self-test solution for testing the digital logic components of integrated circuits. It includes unique features targeted at nanometer SoC designs that reduce test costs and shorten time-to-market, while maximizing test quality.
  • Tessent™ MemoryBIST platform, which features a comprehensive automation flow that provides design rule checking, test planning, integration, and verification at either the RTL or gate level.
  • The Tessent™ MissionMode product, which provides a combination of automation and on-chip IP for enabling semiconductor chips throughout an automotive electronics system to be tested and diagnosed at any point during a vehicle’s functional operation.

For more information on Mentor’s DFT solutions for the automotive space, please visit: https://tinyurl.com/yb5zzezc.

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

Featured Video

Product Update: DesignWare® Foundation IP

Sponsored by Synopsys

Join Prasad Saggurti for an update on Synopsys’ DesignWare Foundation IP, including the world’s fastest TCAMs, widest-voltage GPIOs, I2C & I3C IOs, and LVDS IOs. Synopsys Foundation IP is silicon-proven in 7nm in more than 500,000 customer wafers, and 5nm is in development.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries & GPIO

Featured Paper

Cryptography: Fundamentals on the Modern Approach

Sponsored by Maxim Integrated

Learn about the fundamental concepts behind modern cryptography, including how symmetric and asymmetric keys work to achieve confidentiality, identification and authentication, integrity, and non-repudiation.

Click here to download the whitepaper

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs