industry news
Subscribe Now

Alliance Memory Cuts Lead Times for Automotive Temperature DRAM Portfolio

SAN CARLOS, Calif. — Jan. 7, 2019 — Alliance Memory today announced that it has greatly reduced lead times for its DRAMs with -40°C to +105°C automotive temperature ratings. Responding to customer demand, Alliance Memory now holds many parts in finished goods stock and in addition can promise lead times of just six weeks for its most popular automotive temperature range products.

Alliance Memory offers a complete lineup of automotive temperature CMOS SDRAMs, including double data rate (DDR), DDR2, and DDR3 devices. The company’s portfolio of SDRAMs in the automotive temperature range includes components with densities of 64 Mb, 128 Mb, and 256 Mb. Automotive DDR1 SDRAMs feature densities of 128 Mb, 256 Mb, and 512 Mb, while DDR2 devices are available in densities of 256 Mb, 512 Mb, and 1 G. Alliance Memory’s 1-Gb, 2-Gb, and 4-Gb automotive DDR3 SDRAMs operate over 1.35-V and 1.5-V power supplies.

Alliance Memory’s automotive temperature DRAMs are AEC-Q100-compliant products for high-temperature-requirement applications, including Advanced Driving Assistance Systems (ADAS); powertrain; automotive active safety and autonomous driving; connectivity and in-vehicle-networking (IVN); carputers (customized PCs in cars); telematics; and infotainment systems.

Alliance Memory automotive temperature products will be among the highlights at the company’s Embedded World 2019 exhibit (Hall 3A, Stand 613), Feb. 26-28 in Nuremberg, Germany. A complete list of automotive memory solutions from Alliance Memory is available here: https://www.alliancememory.com/datasheets/automotive-memory-solutions/.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
18,664 views