industry news
Subscribe Now

Aldec’s new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications

TySOM embedded systems development platforms and stackable non-volatile memory express FPGA mezzanine cards combination is ideal for applications requiring high-bandwidth, low-latency access to SSDs within a reprogrammable system architecture.

Henderson, USA – December 12, 2019 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has launched a powerful, versatile and time-saving FPGA-based NVMe Data Storage solution to aid in the development of High Performance Computing (HPC) applications such as High Frequency Trading and Machine Learning.

The solution includes an Aldec TySOM embedded prototyping board, up to eight high-bandwidth, low-latency FMC-NVMe daughter cards, and a reference design (including source files and binaries) allowing engineers to fast-track their projects.

“NVMe SSDs are very popular in a wide range of high-performance computing applications, as are FPGAs because of their ability to handle parallel processing, their speed and programmability, plus the fact MPSoC FPGAs also feature ARM processor cores,” comments Louie De Luna, Director of Marketing. “Our newest FPGA-based embedded solution is aimed at engineers developing systems that will combine the power and benefits of NVMe and FPGAs. 

The latest addition to the company’s extensive range of FPGA mezzanine cards, the FMC-NVMe provides four Non-Volatile Memory express (NVMe) interfaces. These are connected to a Microsemi PM8532 PCIe Switch, which provides a connection-to-carrier-card via the PCIe x8 GEN3 interface using a standard FMC connector. The FMC-NVMe daughter card supports board stacking (up to eight deep – which means up to 32 NVMe SSDs slots are accessible).

To make life easier for HPC application developers, Aldec has prepared a reference design that can be used with either its TySOM-3A-ZU19EG or TySOM-3-ZU7EV embedded development board. Both boards are based on Xilinx® Zynq™ UltraScale+ MPSoC technology, which incorporates high-performance application processor (APU) with DDR4 system memory controller and hardened configurable PCIe GEN3 blocks in the programmable logic part. These features enable the boards to implement a rich-featured Root Port of PCIe Root Complex solution to meet the underlying physical layer requirements of the NVMe protocol.

About TySOM

TySOM is a family of development boards for embedded applications that features Xilinx® Zynq™ all programmable module combining FPGA with ARM® Cortex processor. Plethora of included peripherals makes these boards useful in various embedded applications like Automotive, IoT, Industrial automation or embedded HPC.

About Aldec

Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new Arm® Cortex® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design. 
Jan 9, 2024
15,280 views