industry news
Subscribe Now

Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Platform

SAN JOSE, Calif., January 31, 2017—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Cavium, Inc. has now deployed the Cadence® Palladium® Z1 enterprise emulation platform to work toward increasing verification throughput for complex designs. After conducting an extensive evaluation, Cavium decided to deploy the Palladium Z1 platform for production use. For more information on the Palladium Z1 platform, please visit www.cadence.com/palladiumz1.  

Cavium had very stringent emulation requirements and chose the Palladium Z1 platform for the following reasons:

•       Versatility: Offers scalability for high-complexity designs and the best use-model versatility for both real-world in-circuit and virtualized emulation, enabling hardware verification and hardware and software co-development
•       Total Cost of Ownership (TCO): Provides optimal capacity density, efficiency of system utilization, dynamic resource allocation, hardware uptime reliability and a broad set of use models, which results in lower TCO
•       Faster Turnaround Times: Provides predictable verification execution turnaround time for compile-allocation-execution and hardware and software debug using a state-of-the-art, massively parallel computing engine

“The continuously rising complexity of our server and networking platforms impacts our implementation and verification schedules, and timing is critical when it comes to getting high-quality products to market quickly,” said Viral Pandya, senior director, Engineering at Cavium. “The Cadence Palladium Z1 platform was the right choice for our organization because it offers scalability, reliability and emulation throughput. Using the Palladium Z1 platform, our design team can be more productive and speed product delivery.”

The Palladium Z1 enterprise emulation platform further extends the innovation within the Cadence Verification Suite and supports the company’s System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. As one of Cadence’s core verification engines, the Palladium Z1 platform is the industry’s first datacenter-class emulation platform that provides enterprise-level reliability and scalability with lower total cost of ownership. The platform addresses the growing market requirement for emulation technology that can be efficiently utilized across global design teams to verify increasingly complex systems on chip (SoCs). 

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
25,420 views