industry news
Subscribe Now

DDC-I Announces Industry Leading SafeMC Technology For Deos Safety-Critical RTOS on Multicore Processors

Phoenix, AZ. November 14, 2016. DDC-I, a leading supplier of software and professional services for mission- and safety-critical applications, today announced the release of its industry leading  SafeMC™ Technology for Deos safety critical real-time operating system on multicore processors. SafeMC enables developers of safety-critical systems utilizing multicore processors to achieve best in class multiprocessor performance without compromising safety-critical task response and guaranteed execution times.

“The worst-case response and guaranteed execution time requirements of safety-critical applications make it very difficult for developers to take advantage of the performance potential of today’s multicore processors unless the underlying operating system has multicore specific enabling technology,” said Greg Rose, vice president of marketing and product management at DDC-I. “SafeMC gives users the configurability they need to bound the non-deterministic nature of multicore processors.  It also allows developers to boost system performance by providing advanced partitioning and scheduling facilities that reduce resource contention and deliver increased multicore CPU utilization without compromising worst-case response.”

Today’s high-performance multicore CPUs are designed to optimize average-case execution times, which maximizes overall system throughput. However, these optimizations often come at the expense of worst-case execution time. In a multicore system, contention for shared resources such as L2 cache and the memory subsystem increases not only worst-case execution time, but also the spread between average and worst-case execution. Unfortunately, safety-critical developers must budget for worst-case outcomes, even though those outcomes may be rare. The net result is tremendous underutilization of CPU performance, as the CPU time budgeted for worst-case scenarios generally goes to waste.  DDC-I’s SafeMC Technology allows system developers to minimize the effects of the multicore processor hardware through its safe scheduling and advanced partitioning capabilities.

SafeMC technology enables developers to manage the execution of tasks and the configuration of multiprocessor hardware in a way that makes it easy to isolate detrimental sources of multicore contention and alleviate multicore bottlenecks. The result is enhanced determinism and increased CPU utilization for safety-critical applications spanning one or more cores.

SafeMC’s patented cache partitioning and memory pools facilitate a fine-grained layout of physical RAM that minimizes cache effects on safety critical task execution times. With memory pools, developers can allocate RAM to specific processes or groups of processes. This ensures that all RAM allocated to a given process uses the same collection of cache sets, and that those sets are independent of the cache sets used by other processes, thereby eliminating cache interference between processes on the same or multiple cores.

SafeMC’s multicore scheduling enables developers to minimize the non-deterministic interference that can occur between arbitrary sets of processes executing concurrently on multiple cores. It also allows system integrators to choose optimal scheduling algorithms (i.e., ARINC 653, POSIX, or Rate Monotonic Scheduling) in user specified time slices for groups of processes executing on multiple cores. Developers can allocate processes and process groups across one or more cores, and specify the associated scheduling algorithm and execution time window for each process and group, all to limit interference effects among tasks.

SafeMC also extends DDC-I’s patented slack scheduling technology to multiple cores. Slack scheduling takes advantage of the fact that the average thread execution time is typically much shorter than the worst-case execution time. For those threads where the actual execution time is less than worst-case budgeted time, Deos reclaims the unused time and makes it available to other slack-enabled threads, thereby boosting overall system performance.

“All of the advanced protection, partitioning, and scheduling capabilities that have made Deos a best-in-class safety-critical RTOS for single-processor applications are now available to designers of DO-178 certifiable multicore systems,” noted Greg Rose. “With DDC-I’s SafeMC technology, designers can now quickly configure multi-core systems running Deos to deliver maximum performance and resource utilization while reducing worst-case response times in a way that meets the most demanding safety critical requirements.”

Deos pricing starting at $23,070 for a 3 development seat subscription. 

More on Deos 

Deos is an embedded RTOS that has been used in hundreds of safety-critical avionics applications on commercial and military aircraft. Certified to DO-178B DAL A since 1998, the time and space partitioned RTOS features deterministic real-time response and employs patented “slack scheduling” to deliver higher CPU utilization than any other certifiable safety-critical COTS RTOS.  Deos is built from the ground up for safety-critical applications, and is the only certifiable time and space partitioned COTS RTOS that has been created using RTCA DO-178B, Level A processes from the very first day of its product development. Deos also provides the easiest, lowest cost path of any COTS RTOS to DO-178B Level A certification, the highest level of safety criticality.

About DDC-I, Inc.

DDC-I, Inc. is a global supplier of real-time operating systems, software development tools, custom software development services, and legacy software system modernization solutions, with a primary focus on mission- and safety-critical applications. DDC-I’s customer base is an impressive “who’s who” in the commercial, military, aerospace, and safety-critical industries. DDC-I offers safety-critical real-time operating systems, compilers, integrated development environments and run-time systems for C, C++, Ada, and JOVIAL application development. For more information regarding DDC-I products, contact DDC-I at 4600 E. Shea Blvd, Phoenix, AZ 85028; phone (602) 275-7172; fax (602) 252-6054; e-mail sales@ddci.com or visit http://www.ddci.com/pr1607.


Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

GaN Solutions Featuring EcoGaN™ and Nano Pulse Control
In this episode of Chalk Talk, Amelia Dalton and Kengo Ohmori from ROHM Semiconductor examine the details and benefits of ROHM Semiconductor’s new lineup of EcoGaN™ Power Stage ICs that can reduce the component count by 99% and the power loss of your next design by 55%. They also investigate ROHM’s Ultra-High-Speed Control IC Technology called Nano Pulse Control that maximizes the performance of GaN devices.
Oct 9, 2023
26,541 views