industry news
Subscribe Now

Real Intent Chief Technology Officer to Present Tutorial on the “Paradigm Shift in Verification Methodology” at FMCAD Next Week

Sunnyvale, Calif., USA, September 28, 2016 – Dr. Pranav Ashar, Chief Technology Officer for Real Intent, Inc., will present a tutorial, “A Paradigm Shift in Verification Methodology,” at the Formal Methods in Computer-Aided Design (FMCAD) 2016 Conference to be held in Mountain View, California October 3-6. Real Intent is a market leader in static verification-based solutions for advanced functional verification and design signoff for SoCs and FPGAs.

What:

Tutorial Abstract: “A Paradigm Shift in Verification Methodology”

Today’s SoCs are driving unprecedented verification complexity. The combination of billions of gates, system-level functionality on a chip, complex design methodologies like asynchronous clock domains and an explosion of untimed paths on a chip, interacting dynamic power domains, aggressive reset schemes etcetera could have been the perfect storm to staunch productivity. Instead it has turned out to be the mother of all necessities that has driven significant innovation in verification and brought about a paradigm shift.  Static sign-off has proven to be a pillar in this new paradigm. The tutorial will discuss the template for what has made static techniques successful in verifying modern SoCs.

When/Where:

FMCAD 2016 will be held at Synopsys, Building B

October 3-6, 2016

690 E Middlefield Rd 
Mountain View, CA 94043 

For more information on the conference, visit here.  To register, please visit here.

About Dr. Ashar:

Prior to joining Real Intent as Chief Technology Officer, Dr. Pranav was Department Head at NEC Labs in Princeton, NJ where he developed a number of EDA technologies that have influenced the industry. His paper titled “Accelerating Boolean Satisfiability with Configurable Hardware” was selected as one of 25 significant contributions from 20 Years of the IEEE Symposium on Field-Programmable Custom Computing Machines. He has 35 patents granted or pending, a few of which have led to business enablement. Dr. Pranav was adjunct CSEE faculty at Columbia University where he has taught VLSI design and verification courses. He received his Ph.D. in EECS from the University of California, Berkeley.

About FMCAD

FMCAD 2016 will be held in Mountain View, California, USA, from 3-6 October, 2016. It is the sixteenth in a series of conferences on the theory and applications of formal methods in hardware and system verification. FMCAD provides a leading forum to researchers in academia and industry for presenting and discussing groundbreaking methods, technologies, theoretical results, and tools for reasoning formally about computing systems. FMCAD covers formal aspects of computer-aided system design including verification, specification, synthesis, and testing.

About Real Intent 

Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’sMeridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
24,150 views