industry news
Subscribe Now

Spin Transfer Technologies Develops 20nm Magnetic Tunnel Junction MRAM Technology at On-site R&D Fab

September 27, 2016 09:00 AM Eastern Daylight Time

FREMONT, Calif.–(BUSINESS WIRE)–Spin Transfer Technologies, Inc. (STT), a leading developer of breakthrough Orthogonal Spin Transfer Magneto-Resistive Random Access Memory technology (OST-MRAM™), today announced it has fabricated perpendicular MRAM magnetic tunnel junctions (MTJs) as small as 20nm — among the smallest MTJs reported — at its state-of-the-art development fab at the company’s Silicon Valley headquarters. The MTJ is the primary component of an MRAM memory cell and is the core technology of an MRAM device.

STT has had working ST-MRAM memory chips internally for some time, and based on requests from certain major semiconductor and systems companies, the company is now preparing to deliver fully functional samples to select customers. STT has moved its MRAM technology from R&D to commercialization largely on the strength of development done at its magnetics R&D fab, located at the company’s headquarters in Fremont, California. This R&D fab includes state-of-the-art process and analysis equipment, enabling the company to compress engineering development cycles to 10 days that otherwise would have taken several months.

“Since the beginning of the year, we’ve been able to process more than 40 wafer lots, an achievement that likely would have taken more than three years without our on-site R&D fab,” said Barry Hoberman, CEO of STT. “In just four years, STT has taken the journey from incubation to commercialization. We are excited to enter the next phase of the company’s evolution.”

STT’s patented OST-MRAM has the potential to replace major segments of the market for Flash, SRAM and DRAM semiconductors in applications such as mobile products, automotive, Internet of Things (IoT) and data storage. Compared with conventional spin transfer MRAM approaches, the STT OST-MRAM devices are expected to offer advantages in speed, power efficiency, cost, reliability and scalability. In addition, the company’s successful integration of magnetics and CMOS demonstrates the capability of the technology to operate in memory arrays with existing process standards and move quickly into high-volume production.

Initial samples of STT’s fully functional MRAM memories are targeted for non-volatile memory applications. The company is currently preparing evaluation boards to enable customers to fully evaluate the parameters of the memory.

STT’s development has been fueled by a venture capital structure led by Allied Minds, and to date, STT has received $108M in aggregate funding from its investors. This level of commitment has not only enabled STT to build its development fab, but also to assemble a world-class team of experts in the fields of magnetics and CMOS memory technology.

The STT leadership team also includes Chief Technology Officer and Senior Vice President of Magnetics Technology Mustafa Pinarbasi, a pioneer and innovator in magnetic thin films who spent nearly two decades as a leading technologist at IBM and Hitachi Global Storage Technologies (GST); Vice President of Memory Integration Amitay Levi, a 28-year veteran of advanced technology development in non-volatile memory; and Senior Vice President of IC Product Development Les Crudele, who has more than 40 years of experience in semiconductor development.

The company’s technology was originally developed from research conducted in the laboratory of Professor Andrew Kent at New York University. Spin Transfer Technologies was formed and incubated by Boston-based Allied Minds in 2007 and first attracted direct institutional investment in 2012.

More information about the company can be found at www.spintransfer.com.

Spin Transfer Technologies is a subsidiary of Boston-based Allied Minds (LSE: ALM).

About Spin Transfer Technologies

Spin Transfer Technologies, Inc. was established by Allied Minds and New York University to develop and commercialize its Orthogonal Spin Transfer Magneto-Resistive Random Access Memory technology, OST-MRAM™. The technology, invented by Professor Andrew Kent, is a disruptive innovation in the field of spin-transfer-based MRAM devices, enabling faster switching times, lower power operation, lower manufactured device cost, and scalability to smaller lithographic dimensions. For more information, visit www.spintransfer.com.

About Allied Minds

Allied Minds is a diversified holding company focused on venture creation within the life science and technology sectors. With unparalleled access to hundreds of university and federal labs across the U.S., Allied Minds forms, funds, and operates a portfolio of companies to generate long-term value for its investors and stakeholders. Based in Boston, with nationwide presence in Los Angeles and New York, Allied Minds supports its businesses with capital, central management, and shared services. For more information, please visit www.alliedminds.com.

Leave a Reply

featured blogs
Jun 30, 2022
Learn how AI-powered cameras and neural network image processing enable everything from smartphone portraits to machine vision and automotive safety features. The post How AI Helps Cameras See More Clearly appeared first on From Silicon To Software....
Jun 30, 2022
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... ...
Jun 28, 2022
Watching this video caused me to wander off into the weeds looking at a weird and wonderful collection of wheeled implementations....

featured video

Multi-Vendor Extra Long Reach 112G SerDes Interoperability Between Synopsys and AMD

Sponsored by Synopsys

This OFC 2022 demo features Synopsys 112G Ethernet IP interoperating with AMD's 112G FPGA and 2.5m DAC, showcasing best TX and RX performance with auto negotiation and link training.

Learn More

featured paper

An Engineer's Guide to Designing with Precision Amplifiers

Sponsored by Texas Instruments

Engineers face many challenges when designing analog circuits. This e-book covers common topics related to these products, including operational amplifier (op amp) specifications and printed circuit board layout issues, instrumentation amplifier linear operating regions, and electrical overstress.

Click to read more

featured chalk talk

Enabling Digital Transformation in Electronic Design with Cadence Cloud

Sponsored by Cadence Design Systems

With increasing design sizes, complexity of advanced nodes, and faster time to market requirements - design teams are looking for scalability, simplicity, flexibility and agility. In today’s Chalk Talk, Amelia Dalton chats with Mahesh Turaga about the details of Cadence’s end to end cloud portfolio, how you can extend your on-prem environment with the push of a button with Cadence’s new hybrid cloud and Cadence’s Cloud solutions you can help you from design creation to systems design and more.

Click here for more information about Cadence Cloud Portfolio