industry news
Subscribe Now

Market-Leading J-Trace PRO Now Enables Live Profiling & Code Coverage

Hilden, Germany – September 15th 2016 – SEGGER has made enhancements to its J-Trace PRO and Ozone debugger products. The new functionality incorporated will enable continuous trace, endless streaming and live analysis of application trace data for ARM Cortex-M projects. This updated solution presents engineering professionals with the most effective tool for code coverage and code profiling to be found on the market, as the analysis data is taken from firmware running on the intended target hardware.

Code coverage is a must-have for complex embedded systems using stacks such as Ethernet or USB. The continuous stream of trace data provided by J-Trace PRO permits complete code coverage analysis over unlimited periods of time. This is highly suitable for capturing even the most intermittent application failures, whether they occur within hours or over the span of many days. The live trace is a non-intrusive data collection method that utilizes ARM’s Embedded Trace Macrocell (ETM). The inclusion of code instrumentation is not required.

The new real-time trace and analysis capabilities of J-Trace PRO can be easily visualized using Ozone, SEGGER’s intuitive debugger. Execution counters are displayed in line with the code and can be tracked down to the instruction level. The counters are updated live in real-time. Code coverage is also shown within Ozone indicating code sections, that may never execute.

Developers benefit from J-Trace PRO while debugging and verifying multi-tasking code behavior. The trace can shed light on hidden code issues and inefficiencies to identify parts of the code which may benefit most from performance optimizations.

The entire system is designed for ease of use – just a few clicks and a full visualization of what the application is doing and where most of the time is spent is rapidly made available. The Ozone debugger can also export gathered trace information, which enables offsite analysis and as evidence with code certification.

J-Trace PRO offers developers a fast and efficient means to identify and resolve real-time system application code defects, ensuring higher productivity and also lowering development risks and costs.

To access more information on the J-Trace PRO endless live trace go to: www.segger.com/jtrace-pro-streaming-trace.html

Full product specifications are available at: https://www.segger.com/jtrace-pro-cortex-m.html 

About J-Link / J-Trace

The SEGGER J-Link / J-Trace is the most popular debug probe family on the market. It is tool chain independent and works with free GDB – based tool chains as well as commercial IDEs. J-Trace PRO works with all currently available Cortex-M devices up to a 300MHz maximum trace clock. It supports tracing on Cortex-M0/M0+/M1/M3/M4/M7 targets. J-Trace PRO also provides all the features of J-Link technology for Cortex-M, such as unlimited flash breakpoints and Monitor Mode Debugging.

With the J-Link family, investments in the debug probe are preserved when changing compiler or even CPU architecture. J-Link supports multiple CPU families; there is no need to buy a new J-Link or new license when switching to a different yet supported CPU family or toolchain. All J-Links are fully compatible to each other, so an upgrade from a lower-end model to a higher-end model is a matter of a simple plug-and-play.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

BMP585: Robust Barometric Pressure Sensor
In this episode of Chalk Talk, Amelia Dalton and Dr. Thomas Block from Bosch Sensortec investigate the benefits of barometric pressure sensors for a variety of electronic designs. They examine how the ultra-low power consumption, excellent accuracy and suitability for use in harsh environments can make Bosch’s BMP585 barometric pressure sensors a great fit for your next design.
Oct 2, 2023
27,104 views