industry news
Subscribe Now

Cadence Delivers Industry’s First Design and Verification IP for MIPI SoundWire v1.1 High Quality Audio Solutions

SAN JOSE, Calif., August 2, 2016?Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that they have delivered the industry?s first Design and Verification IP for MIPI SoundWire v1.1 and demonstrated interoperability of MIPI SoundWire solutions in collaboration with Realtek. SoundWire is a digital audio interface specification that can replace legacy audio interfaces, reducing the cost of supporting high quality audio through reduced pin count, ease of integration, and low gate count. These system design benefits, and scalability of the solution from simple to high-end audio, make the standard attractive to many design applications.

?Cadence has been a leader and active contributor of the MIPI Alliance, and has been developing compliant IP solutions since 2007,? said Joel Huloux, chairman of the board of MIPI Alliance. “By supporting MIPI SoundWire v1.1with demonstrated interoperability, they are providing value by reducing the risk of incorporating MIPI SoundWire for new SoC applications in mobile, IoT, consumer and automotive markets.” 

Originally designed for mobile applications, the MIPI SoundWire specification has expanded to several markets to replace multiple high pin-count interfaces, providing scalability and flexibility, optimized power consumption, and reduced latency. MIPI SoundWire is well suited to a wide range of devices from low-cost, low-bandwidth peripherals to high performance audio codec devices such as personal computers, high-end smartphones, headphones and hearing aids, to name a few. It can be optimized for different applications, as small as

?We often partner with Cadence to test IP interoperability and chose to work with them because they have a strong presence in providing IP for MIPI,? said Yee-Wei Huang, vice president engineering, Realtek. ?We achieved interoperability in just a few hours, showing how robust the combined IP solution is. We are very confident in putting forth this solution for our customers.?

?Our customers now must create SoCs that have system flexibility to accommodate a broad range of needs for different markets, and high quality audio is one such area of focus,? said Arif Khan, director of marketing, interface IP, Cadence. ?Cadence is a leading provider of proven MIPI cores that are part of a strong portfolio of audio IP solutions, enabling our customers to unleash their creativity and reduce the time to architect, integrate, and verify SoC designs.?

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today?s integrated circuits and electronics. Customers use Cadence® software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available athttp://www.cadence.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
33,618 views