industry news
Subscribe Now

4DSP’s New FMC120 Advances Embedded MIMO Technology in the FMC form factor

May 26, 2016  — AUSTIN, TX, USA – 4DSP announced the release of a new FPGA Mezzanine Card (FMC – VITA 57.1) for applications that require high sampling rates, density, and dynamic range analog I/O in their Digital Signal Processing systems. The all new FMC120 provides four simultaneous 16-bit A/D channels up to 1Gsps and four simultaneous 16-bit D/A channels up to 1.25Gsps. The FMC120 design is based on Texas Instruments’ ADS54J60 Analog-to-Digital converter and Texas Instruments’ DAC39J84 Digital-to-Analog converter. The FMC120 is designed to be used in convection and conduction cooled environments. When paired with the latest FPGA carrier cards such as the 4DSP PC821 with Xilinx Ultrascale technology, customers can innovate high performance algorithms on an industry standard platform to solve demanding applications in the lab and deployed to the field.

“At 4DSP our innovative engineering team and close relationship with leading technology suppliers has been a powerful combination to expand what is possible in the FMC form factor,” noted Haydn Nelson, Director of Applications Engineering at 4DSP in Austin. “Releasing advanced I/O like the FMC120 is only one piece of the puzzle. When paired with 4DSP FPGA carrier cards and integrated into solutions like the 4DSP VPX167 aircraft pod mounted system, customers have been able to develop and deploy high performance, high reliability, and ruggedized systems much faster than in-house custom designed solutions.”, he added.

The high performance of the FMC120 coupled with FPGA cards in the PCIe, 3U and 6U VPX form factors, software, and reference designs give engineers the tools needed to quickly take advantage of FPGA technology and solve a variety of advanced applications from Software Defined Radio to advanced aerospace signal processing. 

More details about this product can be found on the following page: 
FMC120 

Features

  • 4-Channels 16-bit 1.00 Gsps A/D
  • 4-Channels 16-bit 1.25 Gsps D/A
  • VITA 57.1-2010 compliant
  • Single-ended DC-coupled analog signals
  • Breakout cable with SMA connectors available from the front panel
  • Clock source, sampling frequency through SPI communication busses
  • Flexible clock tree enables:
    • Onboard VCO
    • External reference clock
    • External sampling clock
  • Mil-I-46058c Conformal Coating available (optional)
  • HPC – High Pin Count Connector
  • JESD204B signaling

Applications

  • Radar & Sonar
  • Electronic Warfare
  • Beamforming
  • Software defined radio (SDR)
  • 4×4 MIMO
  • Experimental Physics
  • Analog record and playback systems
  • Aerospace and test instrumentation

Board Support Package

  • 4FM GUI offers multiple functions including the ability to monitor voltage and temperature; perform memory tests; measure the PCIe bandwidth; update FPGA firmware; and access StellarIP
  • StellarIP available for this product. It offers a simple way to design FPGA firmware with automated code and bitstream generation.
  • Data analyzer makes it possible to display digitized data real time
  • User Manual
  • Performance Report
  • Support provided on 4DSP’s support forum private boards
  • Reference designs available for multiple FPGA carriers

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
936 views