EEJournal

industry news
Subscribe Now
April 6, 2016

Xilinx and IBM to Enable FPGA-Based Acceleration within SuperVessel OpenPOWER Development Cloud

SAN JOSE, Calif., April 6, 2016 /PRNewswire/ — Xilinx, Inc. (NASDAQ: XLNX) and IBM (NYSE: IBM), today announced they will be enabling FPGA-based acceleration within the SuperVessel OpenPOWER development cloud. Development of performance demanding applications including big data analytics and machine learning is enabled by the Xilinx SDAccel™ Development Environment, hosted in SuperVessel. SDAccel allows application developers to describe their algorithms in OpenCL™, C, and C++  and compile directly to Xilinx FPGA-based acceleration boards. The hosted environment will make FPGA-based application development faster and more accessible to a broad global community of developers.

SuperVessel is a first-of-its-kind open access cloud service that acts as a virtual R&D engine for application developers, system designers, and academic researchers to create, test and pilot solutions for emerging applications including deep analytics, machine learning and the Internet of Things. The Xilinx SDAccel Development Environment is a complete software-defined Integrated Development Environment (IDE) that enables developers to compile, profile, debug and deploy FPGA-based acceleration. The combination of the SuperVessel, IBM POWER architecture, SDAccel Development Environment, and Xilinx FPGA accelerator boards provides application developers with a high throughput, high availability cloud based platform to develop and execute compute intensive applications.

“SDAccel in the SuperVessel cloud is an important vehicle enabling developers to easily develop and accelerate applications using FPGAs,” said Sumit Gupta, vice president, High Performance Computing & Data Analytics at IBM.

“Availability of SDAccel in SuperVessel is another milestone reached in the development of application acceleration on the IBM POWER architecture and will provide a compelling solution for those seeking to accelerate emerging data center applications,” saidAndy Walsh, senior director of data center business at Xilinx. “It has already shown great promise to accelerate workloads in the data center.”

For more information on how to start innovating using the Xilinx SDAccel Development Environment on SuperVessel, please visithttp://www.xilinx.com/supervessel.

To learn more about IBM, visit www.ibm.com  
To learn more about Xilinx, visit www.xilinx.com 
To learn more about the OpenPOWER Foundation, visit www.openpowerfoundation.org

Leave a Reply

featured blogs
Celebrating World Intellectual Property Day
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
More from Cadence...
Wow! Biomimetic LEDs!
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
More from Max's Cool Beans...
Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
More from Synopsys...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Click here for more information about Vishay Semiconductors Signal DFN Package
Jul 10, 2023
32,627 views