industry news
Subscribe Now

Xilinx Announces Publicly Available Tools and Documentation for 16nm UltraScale+ Devices

SAN JOSE, Calif.Dec. 8, 2015 /PRNewswire/ — Xilinx, Inc. (NASDAQ:XLNX) today announced public access support for 16nm UltraScale+™ families, including the Vivado® Design Suite HLx Editions, embedded software development tools, Xilinx Power Estimator, and technical documentation for Zynq® UltraScale+ MPSoC and Kintex® UltraScale+ devices. Designers can now validate the UltraScale+ portfolio’s 2-5X performance/watt improvement over 28nm offerings for their specific designs. This announcement marks the industry’s first publicly available tools for 16nm devices, enabling broad market adoption. The Vivado Design Suite has been co-optimized to fully exploit the UltraScale+ portfolio’s performance/watt advantages and the complete catalog of SmartCORE™ and LogiCORE™ IP. This announcement follows previous UltraScale+ portfolio milestones, including first tape out and early access tools in July 2015, and first customer shipment in September 2015.

“As the industry’s only supplier of public tools and documentation for 16nm programmable devices, we are accelerating mainstream adoption of the most advanced SoCs and FPGAs available today,” said Kirk Saban, senior director of FPGA and SoC product management and marketing. “All customers can now validate the superior performance/watt advantages of the UltraScale+ portfolio for their next generation applications.”

Availability

Zynq UltraScale+ and Kintex UltraScale+ devices are supported in the Vivado Design Suite 2015.4, HLx Editions. Also available for download are the Xilinx Software Design KitXilinx Power Estimator, and technical documentation for Zynq UltraScale+ and Kintex UltraScale+ families. To learn more about Xilinx development environments visit the Xilinx Hardware Developer Zone and Xilinx Software Developer Zone.

About the Vivado Design Suite HLx Editions

The Vivado Design Suite HLx Editions enable a new ultra high productivity approach for designing All Programmable SoCs, FPGAs, and the creation of reusable platforms. All HLx Editions include Vivado High-Level Synthesis (HLS) including C/C++ libraries, Vivado IP Integrator (IPI), LogicCORE™ IP subsystems, and the full Vivado implementation tool suite to enable mainstream users to readily adopt the most productive and advanced C and IP-based design flows.  When coupled with the new UltraFast™ High-Level Productivity Design Methodology Guide, users can realize a 10-15X productivity gain over traditional approaches.

About the Xilinx UltraScale+ Portfolio

The 16nm UltraScale+ family of FPGAs, 3D ICs, and MPSoCs, combines new memory, 3D-on-3D and multi-processing SoC (MPSoC) technologies enabling an even higher level of performance and integration, and include the SmartConnect interconnect optimization technology. Optimized at the system level, UltraScale+ delivers value far beyond a traditional process node migration – providing 2–5X greater system level performance/watt over 28nm devices, far more systems integration and intelligence, and the highest level of security and safety.

About Xilinx

Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, SDN/NFV, Video/Vision, Industrial IoT, and 5G Wireless. For more information, visitwww.xilinx.com.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
40,984 views