industry news
Subscribe Now

Synopsys’ IC Validator Signoff Physical Verification Delivers 2X Memory Reduction in Latest Release

Synopsys, Inc. (Nasdaq:SNPS) today announced the 2015.06 release of its comprehensive physical verification signoff product, IC Validator. The 2015.06 release focuses on refinements to the core engines to deliver a 2X memory footprint reduction. With IC Validator 2015.06, designers can extend the use of their current workstations and manage multiple concurrent jobs with greater ease. The new release delivers 20 percent faster signoff DRC performance on average and is as much as 2X faster in many cases. IC Validator extends support for emerging process nodes and FinFET technology with new four-color patterning decomposition and verification support. Certified signoff runsets at 28 nanometers (nm) and below for all major foundries are available today.

IC Validator is the key technology enabler for In-Design physical verification in the IC Compiler and IC Compiler II place and route solutions. IC Validator In-Design in the 2015.06 release introduces timing- and density-aware track-based metal fill that offers higher density than foundry fill while maintaining pre-fill design timing. Additionally, In-Design automated DRC repair (ADR) refinements now deliver a fix rate of greater than 80 percent, with many designs achieving fix rates of 100 percent.

Advances in process technology and ever-increasing design complexity have placed growing demand on physical verification products to check many more design rules. This evolution has created intense interest among IC designers in a new physical verification solution geared specifically to address these challenges. IC Validator is a comprehensive physical verification product including design rule checks (DRC), layout-vs.-schematic (LVS) checks, programmable extended electrical rule checking (EERC) and metal fill insertion. IC Validator’s modern architecture and excellent multi-core scalability make it the signoff tool of choice for a growing number of designers, from those developing small analog chips to those designing the largest, most advanced digital chips.

“We are committed to providing the best physical verification signoff solutions for our customers working with the leading foundries and at the latest emerging technology nodes,” said Bijan Kiani, vice president of marketing for Synopsys’ Design Group. “A growing number of leading customers are adopting IC Validator and realizing the advantages of In-Design when tackling their growing physical verification challenges.”

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
19,420 views