industry news
Subscribe Now

At-speed in-system programming of flash memory enhanced with ScanWorks FPGA-Controlled Test and IJTAG

Richardson, TX (August 25, 2015) – Programming memory in-system, or after the devices have been soldered to a circuit board, is the most efficient method, but the challenge for design and manufacturing engineers has always been the slow speeds of the process. Now, enhancements to ASSET® InterTech’s ScanWorks® platform for embedded instruments can speed up in-system programming by a factor of 1,000, reducing programming times from 10 or more minutes to one or two seconds. ASSET (www.asset-intertech.com) is a leading supplier of software and hardware debug, validation and test tools.

The ScanWorks platform’s FPGA-Controlled Test (FCT) tool inserts a board tester with multiple instruments into a functional FPGA. The tester can then be used by design and manufacturing engineers. One of the new enhancements to ScanWorks FCT is the availability of high-speed programming engines which can load memories connected to the FPGA in a fraction of the time previously possible. ScanWorks FCT can program all sorts of flash memories, including NOR and NAND flash, as well as memory connected to the FPGA by the I2C and SPI buses.

“Most design and production engineers will say that the preferred way to program memory is in-system. Prototype boards are often produced before the system’s functional firmware is complete. Without in-system programming, a change in the software would mean de-soldering memory, programming it again and then re-soldering it to the board. Often, the devices or the board are damaged,” said Kent Zetterberg, ASSET’s product manager for ScanWorks FCT. “And in production, the software for some boards isn’t loaded until a customer orders a certain configuration of the system. Programming the memory in-system and at-speed is a tremendous benefit in both of these instances.”

The ScanWorks FCT high-speed programming engines take advantage of the IEEE 1149.1 JTAG port on FPGAs without some of its drawbacks, such as slow programming speeds caused by long scan chains. ScanWorks FCT and its programming engines are based on the IEEE 1687 Internal JTAG (IJTAG) standard which embeds a network of instruments in chips, including FPGAs, systems-on-a-chip (SoC) and others. This IJTAG network of embedded instruments can act as a shortcut into onboard memory devices to perform in-system flash programming much faster.

ASSET has posted a number of eBooks in its eResources Center on the topic of fast flash programming. One such eBook is titled “Faster Flash Programming via FPGA and IJTAG.”

Pricing and Availability

The enhanced ScanWorks FCT is available now from ASSET InterTech and its distributors. Pricing starts with a $3,000 subscription.  For product information, call 888-694-6250, fax 972-437-2826, e-mail ai-info@asset-intertech.com or visit www.asset-intertech.com.

About ASSET InterTech 

ASSET InterTech (www.asset-intertech.com) is a leading supplier of tools to debug, validate and test software and hardware. The company’s SourcePoint™ software debug and trace platform and ScanWorks® platform for embedded instruments work in tandem to give engineers real insight from code to silicon. SourcePoint is a best-in-class, powerful debugger that includes advanced trace tools to gather data from code and quickly debug complex embedded software systems. ScanWorks controls instruments embedded in chips to test and validate chips and circuit boards. Together they empower engineers with tools and technology for the entire life-cycle of a system, beginning with software and hardware development, on to design validation, through software/hardware integration, and eventually testing the product in manufacturing and field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,997 views