industry news
Subscribe Now

UltraSoC and Cadence’s Tensilica Division collaborate to deliver universal debug for heterogeneous multicore SoCs

CAMBRIDGE, United Kingdom, and SAN JOSE, CA, 20th July 2015 — UltraSoC and Cadence Design Systems, Inc. (NASDAQ:CDNS) today announced that they have collaborated to provide support for the Cadence® Tensilica® Xtensa® family of processors within UltraSoC’s UltraDebug® universal SoC debug solution.

Xtensa technology enables the system architect to create power-efficient, high-performance processors and DSPs customized to the exact needs of their design. This, in turn, allows the creation of SoCs in which key tasks are offloaded from the host processor to multiple heterogeneous Xtensa processors, delivering outstanding overall performance and power consumption figures. To learn more about the Tensilica Xtensa configurable processor – and the wide range of market-leading, ready-to-use audio, vision, and communications DSPs built on the Xtensa optimization platform – visit: www.cadence.com/news/Xtensa.

UltraDebug is designed to speed pre- and post-silicon debugging in exactly these environments, allowing the designer to “bake in” an on-chip debug infrastructure that is tailored to the specific requirements of their system design. It enables holistic debugging of system software running on chips that incorporate multiple, heterogeneous functional units, as well as custom logic designed in-house.

Xtensa processors are the latest CPU family to be supported within UltraDebug, which already includes direct support for other common processor cores.

“UltraSoC has innovative technology when it comes to SoC debug,” said Chris Jones, product marketing group director of the Tensilica division of the IP Group at Cadence.  “Their technology helps designers to create competitive products quickly and we’re looking forward to working together to solve the SoC debug challenge, which we believe is one of the challenges facing the semiconductor industry today.”

Rupert Baines, CEO, UltraSoC, commented, “Xtensa processors are a proven route to efficient, high-performance SoCs. Today’s application processors are not optimized to handle the vast range of tasks required in today’s advanced consumer products – in particular datapath processing. Xtensa technology provides a solution to that problem, offloading tasks from the host processor and creating highly optimized multicore SoCs.  We’re very much in tune with this vision of the SoC, and delighted to be working with an industry-leader like Cadence to make it happen.”

Initial results of the UltraSoC / Cadence collaboration were demonstrated at the 52nd Design Automation Conference (DAC) in June 2015. A short video of the demo, showing simultaneous debugging of multiple processor cores, can be viewed here.  The IP will be available for integration and tapeout in early Q3 2015. For more information, visit: www.ultrasoc.com.

About UltraSoC

UltraSoC is an independent provider of SoC infrastructure that enables rapid development of embedded systems based on advanced SoC devices. The company is headquartered in Cambridge, United Kingdom. For more information visit www.ultrasoc.com 

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

 

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Electrical Connectors for Hermetically Sealed Applications
Sponsored by Mouser Electronics and Bel
Many hermetic chambers today require electrical pathways to provide internal equipment with power, data or signals, or to receive data and signals from equipment within the chamber. In this episode of Chalk Talk, Amelia Dalton and Brad Taras from Cinch Connectivity Solutions explore the role that seals and connectors play in the performance of hermetic chambers. They examine the methodologies to determine hermetic seal leaks, the benefits of epoxy hermetic seals, and how Cinch Connectivity’s epoxy-based seals and hermetic connectors can add value to your next design.
Aug 22, 2023
29,481 views