industry news
Subscribe Now

New ZestET2-NJ Gigabit Ethernet FPGA Module Launches

Oxford, UK company Orange Tree Technologies has just announced the launch of a compact new addition to its product family, the ZestET2-NJ, a high performance Gigabit Ethernet FPGA module.  Comprising Gigabit Ethernet processing engine, Xilinx Artix-7 FPGA, DDR3 memory and general purpose I/O, it is aimed at data acquisition and control applications in markets such as industrial vision, radar, sonar and medical imaging. 

The small size of the new addition makes it ideal for integration into customers’ end products and as you would expect from Orange Tree boards, it concentrates on high performance without the need for any unnecessary peripherals.  Delivering the maximum sustained Ethernet bandwidth of over 100MBytes/sec in both directions simultaneously, it’s ideal for high bandwidth data acquisition and control applications.

The User FPGA is the Xilinx Artix-7 XC7A35T with over 33,000 logic cells, 1.8Mbits of Block RAM and 90 DSP slices.  It is tightly coupled with 512MBytes of 400MHz DDR3 SDRAM, giving it an ample memory bandwidth of 1.6GBytes/sec for high speed processing and formatting of streaming data.  With ease of integration in mind, there are 105 FPGA IO pins available for connection to the user’s equipment.

Charles Sweeney, Hardware Director at the company, said “With the increasing use of Ethernet in many different markets such as industrial control, machine vision, defence and the medical sector, ZestET2-NJ can speed the time to market for many companies, creating a key advantage for them”.

Ease of use has been a major design consideration for the product team, with Orange Tree’s proprietary GigEx chip handling all the Ethernet protocols, saving application designers and companies the headache of having to get to grips with the complexity of TCP/IP or creating their own Ethernet interface.

Now in its third generation, GigEx adds an internal user programmable SPARC-compatible CPU, which can be used for example to implement higher level Ethernet protocols such as GigE Vision.  SPARC programming tools are supplied free with the module.  Alternatively this CPU can be left unprogrammed and GigEx will then handle the standard Ethernet protocols. 

Matt Bowen, Software Director at Orange Tree said “We based the design of GigEx on the TCP/IP engine of our highly successful previous Ethernet products.  The new product design has therefore been shaped by over 5 years’ practical user experience”.

With the proprietary protocol chip GigEx handling the whole TCP/IP stack at over 100MBytes/sec in each direction simultaneously, it allows the User FPGA to be dedicated entirely to the application for maximum efficiency.  The module measures just 40 x 50mm, making it ideal for integration into customers’ products.

The TCP/IP engine in GigEx runs at 10/100/1000 Mbits/sec and implements the following protocols: TCP/IP, UDP, ARP, IPv4, ICMP, IGMP, PTP and HTTP.  For real-time applications, Precision Time Protocol (PTP) and SyncE offer time of day and a 125MHz clock synchronised across the network to other network devices.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
41,080 views