industry news
Subscribe Now

Cadence Announces Next-Generation JasperGold Formal Verification Platform

HIGHLIGHTS:

  • ? Unified Cadence Incisive and JasperGold formal verification platform delivers up to 15X performance gain versus previous solutions
  • ? JasperGold platform, now integrated within the System Development Suite, finds bugs typically three months earlier than existing verification methods
  • ? JasperGold solution’s powerful formal analysis engines are now integrated with Indago debug platform, automating root-cause analysis and on-the-fly what-if exploration

SAN JOSE, Calif., June 8, 2015? Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced the next-generation Cadence® JasperGold® formal verification platform. This new formal verification solution integrates Cadence Incisive® formal technology and JasperGold technology into a single platform that delivers up to 15X performance improvement versus previous solutions. Moreover, as an integrated part of the Cadence System Development Suite, the JasperGold technology can help to reduce verification schedule by up to three months.

The next-generation JasperGold platform is currently available. For more information visit http://cadence.com/news/jaspergold

The JasperGold platform significantly improves design quality and efficiency by integrating a comprehensive set of features into one solution, including:

  • ? Design compilation and formal engine technologies from Incisive® Formal Verifier and Incisive Enterprise Verifier, including the innovative Trident multi-cooperating engines. This enables easy migration for existing Incisive customers and up to 15X performance improvement for both bug-hunting and proof convergence modes.
  • ? The next-generation JasperGold platform has been fully integrated with the Cadence System Development Suite’s Incisive simulation and Palladium® emulation platforms, and with vManager? tool to enable comprehensive metric-driven verification. This results in an up to three-month schedule reduction through formal-assisted verification closure.
  • ? Proven JasperGold Visualize? and QuietTrace? technologies, which have been integrated with the Indago? debug platform to further expand analysis and on-the-fly what-if exploration, helping reduce root-cause debug time up to 5-100X.

“As long-time customers of Incisive formal and simulation solutions, we are impressed with the next-generation JasperGold platform,” stated Mark Dunn, executive vice president at Imagination Technologies. “As well as improved debug and ease-of-use, we’ve achieved a significant increase in performance compared to Incisive Enterprise Verifier, as measured by proof convergence in a given time.”

“Delivering high quality SoC designs efficiently in an era of increasing design complexity is a continuing customer challenge,” stated Oz Levia, vice president of Formal and Automated Verification, System & Verification Group at Cadence. “With this next-generation JasperGold platform, we’ve brought together the best of Cadence’s formal verification technologies into a single JasperGold platform and linked that with simulation, emulation, debug and verification management to create a truly compelling and comprehensive solution to this customer challenge.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.

Leave a Reply

featured blogs
May 17, 2022
'Virtuoso Meets Maxwell' is a blog series aimed at exploring the capabilities and potential of Virtuoso® RF Solution and Virtuoso MultiTech. So, how does Virtuoso meet Maxwell? Now,... ...
May 17, 2022
Explore Arm's SystemReady program, and learn how we're simplifying hardware/software compliance through pre-silicon testing for Base System Architecture (BSA). The post Collaborating to Ensure that Software Just Works Across Arm-Based Hardware appeared first on From Silicon ...
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

Synopsys PPA(V) Voltage Optimization

Sponsored by Synopsys

Performance-per-watt has emerged as one of the highest priorities in design quality, leading to a shift in technology focus and design power optimization methodologies. Variable operating voltage possess high potential in optimizing performance-per-watt results but requires a signoff accurate and efficient methodology to explore. Synopsys Fusion Design Platform™, uniquely built on a singular RTL-to-GDSII data model, delivers a full-flow voltage optimization and closure methodology to achieve the best performance-per-watt results for the most demanding semiconductor segments.

Learn More

featured paper

Intel Agilex FPGAs Deliver Game-Changing Flexibility & Agility for the Data-Centric World

Sponsored by Intel

The new Intel® Agilex™ FPGA is more than the latest programmable logic offering—it brings together revolutionary innovation in multiple areas of Intel technology leadership to create new opportunities to derive value and meaning from this transformation from edge to data center. Want to know more? Start with this white paper.

Click to read more

featured chalk talk

Security Regulations Drive Requirements

Sponsored by Mouser Electronics and Silicon Labs

IoT Security certification schemes can be complex, but security identities and security certification inheritance can make this aspect of your IoT design quite a bit easier. In this episode of Chalk Talk, Amelia Dalton chats with Mike Dow from Silicon Labs about the current state of global security regulations, the difference between physical and logical attacks, and how Silicon Labs SoCs and modules can help you solve the security demands of your next design.

Click here for more information about Silicon Labs EFR32xG21B SoC & xGM210P Modules with Secure Vault