industry news
Subscribe Now

IAR Systems adds powerful code analysis possibilities for Atmel 8-bit AVR developers

Uppsala, Sweden—June 2, 2015—IAR Systems® presents version 6.60 of its development tools IAR Embedded Workbench® for AVR. The update extends code analysis possibilities with the integration of static code analysis tools as well as stack usage analysis.

Version 6.60 of IAR Embedded Workbench for AVR adds support for IAR Systems’ static analysis add-on product C-STAT®. Completely integrated in the IAR Embedded Workbench IDE, C-STAT can perform numerous checks for compliance with rules as defined by the coding standards MISRA C:2004, MISRA C++:2008 and MISRA C:2012, as well as rules based on for example CWE (the Common Weakness Enumeration) and CERT C/C++. By using static analysis, developers can identify errors such as memory leaks, access violations, arithmetic errors, and array and string overruns at an early stage to ensure code quality and minimize the impact of errors on the finished product and on the project timeline.

In addition, stack usage analysis is introduced. As the stack is a fundamental property of an embedded application, setting it up properly is essential for ensuring the application’s stability and reliability. However, calculating the stack space is notoriously hard for all but the smallest of systems. This challenging task can be greatly simplified by having access to information about the worst case maximum stack depth of the application. Enabling stack usage analysis in IAR Embedded Workbench provides just that, adding listings of the maximum stack depth for each call graph root to the linker map file. The analysis process can be customized to take into account such constructs as calls via function pointers and recursion.

”The new functionality in IAR Embedded Workbench provides great advantages for our customers,” says Steve Pancoast, VP SW Development, Tools & Applications, Atmel Corporation. “Developers can leverage the new analysis possibilities to improve the quality of their code, as well as streamline their development process. Atmel’s strong partnership with IAR Systems gives our customers access to world-leading tools across our entire range of AVR and Atmel | SMART ARM-based microcontrollers and microprocessors.”

IAR Embedded Workbench for AVR is a complete set of high-performance C/C++ development tools featuring world-leading code optimizations creating compact, fast performing code. Version 6.60 introduces parallel build, which can have a major impact on speeding up build times. The user can optionally set the compiler to run in several parallel processes, which can significantly reduce the build times of the compiler.

To read more about IAR Embedded Workbench for AVR, visit www.iar.com/iar-embedded-workbench/atmel/avr/.

About MISRA C

MISRA, The Motor Industry Software Reliability Association, is a collaboration between vehicle manufacturers, component suppliers and engineering consultancies which seeks to promote best practice in developing safety-related electronic systems in road vehicles and other embedded systems. MISRA C is a software development standard for the C programming language developed by MISRA. More information is available at www.misra.org.uk

About CERT C/C++ 

The CERT C/C++ Secure Coding Standards are standards published by the Computer Emergency Response Team (CERT) providing rules and recommendations for secure coding in the C/C++ programming languages. More information is available at www.cert.org

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
6,838 views