industry news
Subscribe Now

RFEL adds Ultra-Low Latency Distortion Correction to its growing range of HD video enhancement solutions

Newport, Isle of Wight, UK – 30 April 2015 – RFEL has enhanced its range of real-time, low latency, enhancement solutions for high frame rate, full colour HD video, by optimising its standard Distortion Correction solution to drastically reduce effective output latency to a few video lines, without compromising the IP core’s existing high performance operating parameters. By significantly streamlining the input video stream management, the corrected output pixel data can be generated as soon as the original distorted feature pixels are presented to the algorithm – making the overall frame latency predominantly a function of the time it takes to get the relevant data from the sensor into the processing core.  The Ultra-Low Latency Distortion Correction™ IP core will be launched at the AUVSI Unmanned System 2015 show on booth 3049 in Hall B4 on the5-7 May 2015 (www.auvsishow.org).

Functionally, the new IP core corrects either barrel or pin-cushion radial lens distortion to produce undistorted images from wide angle lenses, which is particularly useful as a pre-conditioner for image stitching applications.  It can also be used to pre-distort an image so that it appears undistorted when projected onto curved and cylindrical surfaces, which is ideal for human-in-the-loop simulation or virtualisation systems.  Distortion Correction is easily implemented into existing or new systems for surveillance, reconnaissance, unmanned and piloted air systems, driver and pilot aids and underwater systems. 

Radial distortion of up to 25% can be corrected as standard, although the solution can readily scale to higher correction capability on request.  The function implements the OpenCV 2.4 radial and tangential ‘undistort’ function, making it easy to access.  It supports all twelve ‘undistort’ parameters and includes a digital zoom feature to help the user specify the perfect output region of interest.  The input format can be up to 16-bit mono, 16-bit YCbCr422, or 24-bit formats. AXI-4 streaming and memory interfaces are supported as standard, while the output is typically the same as the input, with conversion available as an option.

Dr Alex Kuhrt, RFEL’s CEO, added, “Distortion Correction solves the problem of the distortion that occurs when using a wide angle lens to capture as much of a scene as possible.  Distortion is tiring for humans monitoring the scene and can result in errors.  Similarly a distorted scene is hard for computer recognition systems to monitor.  By paring latency back to the theoretical minimum for a rastered solution, our Ultra-Low Latency Distortion Correction IP is the latest addition to our world-class range of real time, HD video enhancement solutions that set new standards in performance, with low power consumption and the lowest real-time delays.”

The Ultra-Low Latency Distortion Correction is available now as IP that runs on Xilinx Zynq™ 7000, Artix™ 7 or Kintex™ 7 FPGAs, with Altera support available soon.  A reference design kit is available to enable Distortion Correction to be rapidly integrated into designs and the core is available as a bit-true MATLAB model to verify anticipated performance giving a rapid path to market.  

RFEL  www.rfel.com

RFEL Ltd is a UK-based innovative electronic systems designer, providing real-time high specification signal, image and video processing products, FPGA solutions and design services to defense, security, communications and instrumentation markets.

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
20,086 views