industry news
Subscribe Now

Imec and sureCore collaborate on SRAM Design IP

Sheffield, England and Leuven, Belgium – 27 March 2015 – sureCore Ltd., the low power SRAM IP company and nanoelectronics R&D center imec today announced that they are collaborating on low-power SRAM IP. The collaboration includes the licensing of a set of imec SRAM design IP to sureCore to expand sureCore’s IP portfolio and a participation in sureCore. Moreover, sureCore will establish a branch in Leuven to tap into the design ecosystem around imec. The Leuven-based sureCore team will consist of highly experienced designers who built up their expertise at imec and who will be instrumental in the collaboration between sureCore and imec.

“This collaboration is strategically very significant for us,” explained Paul Wells, sureCore’s CEO.  “This will enable expertise to be pooled and shared to drive forward the development of low power SRAM IP solutions.  Imec has world renowned silicon process expertise and an extensive IP portfolio that we will access.”

“We are convinced of the effectiveness of sureCore’s SRAM IP technology to solve the power issues of next generation wearable electronics and Internet of Things (IoT) applications where extending battery life is crucial.  It is also valuable in the networking space where power and heat dissipation are critical considerations,” added Ludo Deferm, Executive Vice President Corporate, Business and Public Affairs at imec. “By licensing a number of our ultra-low power design technology patents to sureCore, we aim at supporting sureCore to further improve the power efficiency of their SRAM IP blocks.”

Guillaume d’Eyssautier, sureCore’s Chairman, commented, “sureCore has identified the window of opportunity for SRAM IP that offers compelling lower power performance of more than 50% savings.  This is caused by the discontinuity in Moore’s Law that means that 1 million transistors will cost more and consume more power at 20nm than at 28nm.  As a result, for many applications, 40/28nm bulk CMOS as well as 28nm FDSOI, will be cost effective for a long time, and being able to cut power consumption with better SRAM IP will make a significant commercial difference. We have run a successful 28nm test chip in March last year that delivered more than 50% power savings versus industry-standard SRAMs.”

About sureCore

sureCore Limited is an SRAM IP company based in Sheffield, UK, developing low power memories for next generation silicon process technologies. Its world-leading, low power SRAM design is process independent and variability tolerant, making it suitable for a wide range of technology nodes. This IP will help SoC developers meet both challenging power budgets and manufacturability constraints posed by leading edge process nodes.
www.sure-core.com

About imec

Imec performs world-leading research in nanoelectronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in the Netherlands, Taiwan, US, China, India and Japan.  Its staff of over 2,080 people includes more than 670 industrial residents and guest researchers.  In 2013, IMEC’s revenue (P&L) totalled 332 million euro.
Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a “stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shanghai) Co. Ltd.) and imec India (Imec India Private Limited).

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
10,027 views