industry news
Subscribe Now

Achronix Dramatically Reduces Compile Times with New Incremental Compile Support in its ACE Design Tools

Santa Clara, Calif., Feb 18, 2015 – Achronix Semiconductor Corporation today announced the immediate availability of its latest tool suite, the Achronix CAD Environment (ACE) version 5.4, which now contains support for incremental compilation.

Incremental compilation dramatically increases productivity by allowing FPGA designers to compile portions of their design that have changed while leaving the remainder of their design intact. Incremental changes to a design can be passed through the entire tool flow efficiently, providing up to 58% speed-up compared to a non-incremental flow.

Compilation times are a critical consideration for FPGA designers. During both the design and prototype phases of an FPGA development, designers iterate their designs and verify functionality through simulation and system testing. The reduction of compilation times eliminates the bottleneck in this process and dramatically reduces the total development cycle time. In addition to compile time improvements, ACE 5.4 has achieved an average Fmax improvement of 30% compared to the initial release of ACE that supported Speedster22i FPGAs.

“Achronix changed the FPGA market when it introduced the Speedster22i FPGAs with hardened IP for high performance communication applications,” said Steve Mensor, Vice President Marketing, Achronix. “The hard IP not only reduces the power and cost of implementing high performance FPGAs for communication designs, but it dramatically reduces the development time.” Mensor continued, “The new incremental compilation support in ACE further reduces development times which allows customers to get their designs to market significantly faster.”

ACE 5.4 also adds a new, highly-configurable SerDes tuning GUI. This enables advanced, real-time SerDes link tuning and optimization for the high-speed SerDes found on the Speedster22i family. With the SerDes link tuning GUI, designers can get their SerDes up and running in hours, further reducing their FPGA development time.

Pricing and availability ACE 5.4 is available immediately. Please contact your local sales representative or Achronix directly. http://www.achronix.com/company/contact-us/sales-contacts.html

About Achronix Semiconductor Corporation

Achronix is a privately held, fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) process technology. The company’s flagship FPGA product line, the 22nm Speedster22i FPGAs are in production and 14nm FPGAs are in development. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro®. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Optimize Performance: RF Solutions from PCB to Antenna
Sponsored by Mouser Electronics and Amphenol
RF is a ubiquitous design element found in a large variety of electronic designs today. In this episode of Chalk Talk, Amelia Dalton and Rahul Rajan from Amphenol RF discuss how you can optimize your RF performance through each step of the signal chain. They examine how you can utilize Amphenol’s RF wide range of connectors including solutions for PCBs, board to board RF connectivity, board to panel and more!
May 25, 2023
38,636 views