industry news
Subscribe Now

Real Intent Unveils New Release of Ascent Lint for Early Verification of Digital Designs

SUNNYVALE, Calif. –  May 22, 2014 – Real Intent, Inc., a leading provider of EDA software products today announced the 2014 version of its Ascent Lint product, the industry’s fastest and most accurate tool for early verification of digital designs, with significant new enhancements for users. In addition it announced the tight integration of Ascent Lint within MATLAB® and Simulink®, the market-leading technical computing software from The MathWorks, Inc. – a move that promotes a safe and reliable implementation flow for digital synthesis tools used by ASIC and FPGA designers.  Real Intent will demonstrate the new version of Ascent Lint in Booth #1825 at the Design Automation Conference in San Francisco next month.

Real Intent’s Ascent products find design errors leading to improved quality of results and higher productivity for both design and verification engineers. The new 2014 version of Ascent Lint delivers enhanced support for the SystemVerilog language, deeper rule coverage, low-noise reporting of design issues and easy configurability.

For users of MATLAB® and Simulink®, MathWork’s HDL Coder™ generates portable, synthesizable Verilog® and VHDL code from MATLAB functions, Simulink models, and Stateflow® charts.  Ascent Lint is now integrated with the HDL Coder user interface that automates the setup of files and commands for Ascent Lint. This tight integration enables users to verify that the RTL code generated using HDL Coder is compliant with users’ coding conventions and industry standards, for a safe and reliable implementation flow for digital synthesis tools used by ASIC and FPGA designers. 

Further notable enhancements and new features for Ascent Lint include:

  • 24 new lint rules that ensure design code quality and consistency for a wide range of potential issues
  • New multiple configuration file support providing hierarchical waiver management
  • New report customization to improve readability
  • Platform support for computers running the SUSE Linux Enterprise version 11, or later, operating system

“Our new 2014 Ascent Lint release addresses the needs of our customers who are developing next-generation designs for FPGAs or complex SoCs,” said Graham Bell, vice president of Marketing at Real Intent. “It is a direct result of Real Intent experts working with industry leaders to define and implement richer rules. The integration with our newest industry partner, MathWorks, ensures that their synthesized HDL meets all the industry standards for quality and compatibility. These enhancements demonstrate our commitment to support design engineering teams with the industry’s best possible tools for verification of digital designs.”

For more information about the new enhancements for Ascent Lint 2014, please click here to see a short (3 minute) video by Srinivas Vaidyanathan, staff technical engineer at Real Intent.

Availability

The new release of Ascent Lint is available in June 2014. Pricing depends on product configuration.

About Real Intent 

Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’s Meridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visitwww.realintent.com for more information.

 

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Industrial Drives and Pumps -- onsemi and Mouser Electronics
Sponsored by Mouser Electronics and onsemi
In this episode of Chalk Talk, Amelia Dalton and Bob Card and Hunter Freberg from onsemi discuss the benefits that variable frequency drive, semiconductor optimization, and power switch innovation can bring to industrial motor drive applications. They also examine how our choice of isolation solutions and power packages can make a big difference for these kinds of applications and how onsemi’s robust portfolio of intelligent power modules, current sensing solutions and gate drivers are a game changer when it comes to industrial motor drive applications.
Mar 25, 2024
7,529 views