industry news
Subscribe Now

Pulsic Introduces First Complete Automated Layout System for Transistor-Level Analog and Custom-Digital Design: Animate

SAN JOSE, CA – May 21, 2014 — Existing approaches to automating analog and custom digital integrated circuit (IC) designs have attempted to improve on portions of the design flow, but have not managed to generate “manual quality” layout without significant user intervention. Pulsic, the premier provider of innovative physical design tools for custom design automation, has drawn on over a decade of experience helping leading-edge customers with physical design challenges to deliver a completely automated solution that overcomes the problem of ‘not-as-good-as-manual’ analog and custom design layout.

Pulsic Animate™ is the first complete automated layout system built ‘from the ground up’ for transistor level analog and custom digital design. Animate offers designers a simple, easy-to-use layout solution that delivers multiple layouts from a schematic using automatic constraint extraction and considers place and route concurrently, producing optimal-quality results. Animate automatically generates constraints based on netlist topology analysis, eliminating the need for time-consuming manual constraint entry and management.

Unlike any other analog layout system, Animate employs novel patent-pending PolyMorphic LayoutTM technology with a database and algorithmic architecture to derive many potential layout variations for a design, which crystallize into multiple, complete, DRC/LVS-correct layouts in minutes.Designers can explore these complete layout options in a fraction of the time needed to produce just a single layout option by hand. Since Animate produces layout results so quickly, parasitics are available for simulation early in the design process, further speeding the entire design cycle. Animate places and routes simultaneously, ensuring that each process is informed by the other and that “manual quality” results are achieved.

 

Leave a Reply

featured blogs
Feb 22, 2024
The new Cadence training website is online! This newly redesigned website provides an overview of our well-respected training methods and courses, plus offerings that might be new to you. Modern design and top-of-the-page navigation make it easy to find just what you need'”q...
Feb 15, 2024
This artist can paint not just with both hands, but also with both feet, and all at the same time!...

featured video

Tackling Challenges in 3DHI Microelectronics for Aerospace, Government, and Defense

Sponsored by Synopsys

Aerospace, Government, and Defense industry experts discuss the complexities of 3DHI for technological, manufacturing, & economic intricacies, as well as security, reliability, and safety challenges & solutions. Explore DARPA’s NGMM plan for the 3DHI R&D ecosystem.

Learn more about Synopsys Aerospace and Government Solutions

featured paper

Reduce 3D IC design complexity with early package assembly verification

Sponsored by Siemens Digital Industries Software

Uncover the unique challenges, along with the latest Calibre verification solutions, for 3D IC design in this new technical paper. As 2.5D and 3D ICs redefine the possibilities of semiconductor design, discover how Siemens is leading the way in verifying complex multi-dimensional systems, while shifting verification left to do so earlier in the design process.

Click here to read more

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
3,055 views