industry news
Subscribe Now

AMIQ EDA Releases Version 3.5 of the Design and Verification Tools (DVT) IDE

March 3, 2014, San Jose, CA – AMIQ EDA, a pioneer in integrated development environments (IDEs) for hardware design and verification, today announced the release of version 3.5 of the Design and Verification Tools (DVT) IDE. This version brings enhanced compilation, improved UVM support, a streamlined GUI, and capabilities that simplify DVT deployment.

The DVT IDE is a complete and powerful code development environment for the design and verification languages e, SystemVerilog, Verilog, VHDL. It is built on the Eclipse Platform and includes an IEEE standard-compliant parser, which continuously runs in the background. The tool integrates within a single window a smart code editor with a comprehensive set of features that help with code inspection, navigation, documentation, and debugging. It also includes an innovative linting framework, supports the Universal Verification Methodology (UVM), and enables engineers to build UVM-compliant environments effortlessly.

The key enhancements and new capabilities that DVT version 3.5 brings to its users include:

Enhanced compilation for SystemVerilog and VHDL
The internal compiler now checks on the fly whether each identifier is properly declared and used. This enhancement further reduces the number of compilation cycles required to get compilation error-free code as you type.

Improved UVM Support
The newly added capabilities simplify browsing the structure of an UVM-based verification environment. Users will benefit from:

  • UVMBrowserViewthathelpsexploretheUVMclassesgroupedbycategoriessuchas agents, drivers, and sequences as well as easily inspect the UVM flow-specific API like overridden phases and fields registered to the factory.
  • VerificationHierarchyView,whichletstheuserseethetop-downtopologyofanUVM verification environment based on UVM factory “create” calls. 
  • UVMFactoryQueriesfor”configdbsetters”,”configdbgetters”,and”factoryoverrides” that help quickly and accurately locate UVM factory-related constructs that may influence the behavior of a testbench.

Redesigned tool configuration and preference sharing capabilities
A new out-of-the-box Settings Management Engine simplifies DVT deployment for large teams. Settings are organized in several easily customizable precedence levels such as project, user, and common in order to allow fine-grained control.

Streamlined GUI experience
Version 3.5 introduces new features and enhancements like:

  • ContentFiltersthathelpeliminateirrelevantinformationdisplayedinViewssuchas compilation issues, in-line reminders, or internal API introduced by 3rd party libraries like UVM.
  • ThepopularQuickSearchbar,whichallowsuserstoeasilylocateaspecificelement by typing a few letters from its name, is now available in all Views.
  • AcompletelyunifiedfeaturesetacrossalllanguagesintheDVTPerspective–the visual container for the various Views and components within the DVT window. For example, Check View and Coverage View can now be used in both e language and SystemVerilog projects.
  • Redesignedicons,toolbars,andmenus. o Simplifiedtracedriveandtraceload.

Other enhancements available in DVT 3.5:

  •  Improvedcompilationperformanceanderrorsrecovery.
  •  Amorerobustandcustomizablecode-formattingengine.

The new enhancements and capabilities added in DVT version 3.5 will further help design and verification engineers overcome the limitations of plain text editors and benefit of the advanced features of a totally integrated code development solution that works across languages, enabling them to:

  •  Increasethespeedandqualityofnewcodedevelopment
  •  Simplifythemaintenanceoflegacycodeandreusablelibraries o Manageeffectivelymulti-languageprojects
  •  Acceleratelanguageandmethodologylearning
  •  BuildUVM-compliantverificationenvironments
  •  Copeeasierwithincreasinglycomplexhardware

AMIQ EDA is exhibiting at DVCon, Booth 704, on March 3 – 5, 2014, in San Jose and showcasing DVT version 3.5. 

About AMIQ EDA

AMIQ EDA focuses on adding value to the design and verification domains through its proprietary code development and analysis tools. Since 2006, its core solution – Design and Verification Tools (DVT) – the first IDE for the e language, SystemVerilog, and VHDL, has helped engineers increase the speed and quality of code development and simplify debugging, enabling them to complete their projects faster. Its newer product – Verissimo SystemVerilog Testbench Linter – allows verification groups to improve testbench code reliability and functionality as well as implement best coding practices and their own specific guidelines. For more information about AMIQ EDA and its solutions, visit www.amiq.com. 

 

Leave a Reply

AMIQ EDA Releases Version 3.5 of the Design and Verification Tools (DVT) IDE

March 3, 2014, San Jose, CA – AMIQ EDA, a pioneer in integrated development environments (IDEs) for hardware design and verification, today announced the release of version 3.5 of the Design and Verification Tools (DVT) IDE. This version brings enhanced compilation, improved UVM support, a streamlined GUI, and capabilities that simplify DVT deployment.

The DVT IDE is a complete and powerful code development environment for the design and verification languages e, SystemVerilog, Verilog, VHDL. It is built on the Eclipse Platform and includes an IEEE standard-compliant parser, which continuously runs in the background. The tool integrates within a single window a smart code editor with a comprehensive set of features that help with code inspection, navigation, documentation, and debugging. It also includes an innovative linting framework, supports the Universal Verification Methodology (UVM), and enables engineers to build UVM-compliant environments effortlessly.

The key enhancements and new capabilities that DVT version 3.5 brings to its users include:

Enhanced compilation for SystemVerilog and VHDL
The internal compiler now checks on the fly whether each identifier is properly declared and used. This enhancement further reduces the number of compilation cycles required to get compilation error-free code as you type.

Improved UVM Support
The newly added capabilities simplify browsing the structure of an UVM-based verification environment. Users will benefit from:

  • UVMBrowserViewthathelpsexploretheUVMclassesgroupedbycategoriessuchas agents, drivers, and sequences as well as easily inspect the UVM flow-specific API like overridden phases and fields registered to the factory.
  • VerificationHierarchyView,whichletstheuserseethetop-downtopologyofanUVM verification environment based on UVM factory “create” calls. 
  • UVMFactoryQueriesfor”configdbsetters”,”configdbgetters”,and”factoryoverrides” that help quickly and accurately locate UVM factory-related constructs that may influence the behavior of a testbench.

Redesigned tool configuration and preference sharing capabilities
A new out-of-the-box Settings Management Engine simplifies DVT deployment for large teams. Settings are organized in several easily customizable precedence levels such as project, user, and common in order to allow fine-grained control.

Streamlined GUI experience
Version 3.5 introduces new features and enhancements like:

  • ContentFiltersthathelpeliminateirrelevantinformationdisplayedinViewssuchas compilation issues, in-line reminders, or internal API introduced by 3rd party libraries like UVM.
  • ThepopularQuickSearchbar,whichallowsuserstoeasilylocateaspecificelement by typing a few letters from its name, is now available in all Views.
  • AcompletelyunifiedfeaturesetacrossalllanguagesintheDVTPerspective–the visual container for the various Views and components within the DVT window. For example, Check View and Coverage View can now be used in both e language and SystemVerilog projects.
  • Redesignedicons,toolbars,andmenus. o Simplifiedtracedriveandtraceload.

Other enhancements available in DVT 3.5:

  •  Improvedcompilationperformanceanderrorsrecovery.
  •  Amorerobustandcustomizablecode-formattingengine.

The new enhancements and capabilities added in DVT version 3.5 will further help design and verification engineers overcome the limitations of plain text editors and benefit of the advanced features of a totally integrated code development solution that works across languages, enabling them to:

  •  Increasethespeedandqualityofnewcodedevelopment
  •  Simplifythemaintenanceoflegacycodeandreusablelibraries o Manageeffectivelymulti-languageprojects
  •  Acceleratelanguageandmethodologylearning
  •  BuildUVM-compliantverificationenvironments
  •  Copeeasierwithincreasinglycomplexhardware

AMIQ EDA is exhibiting at DVCon, Booth 704, on March 3 – 5, 2014, in San Jose and showcasing DVT version 3.5. 

About AMIQ EDA

AMIQ EDA focuses on adding value to the design and verification domains through its proprietary code development and analysis tools. Since 2006, its core solution – Design and Verification Tools (DVT) – the first IDE for the e language, SystemVerilog, and VHDL, has helped engineers increase the speed and quality of code development and simplify debugging, enabling them to complete their projects faster. Its newer product – Verissimo SystemVerilog Testbench Linter – allows verification groups to improve testbench code reliability and functionality as well as implement best coding practices and their own specific guidelines. For more information about AMIQ EDA and its solutions, visit www.amiq.com


Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

GaN Solutions Featuring EcoGaN™ and Nano Pulse Control
In this episode of Chalk Talk, Amelia Dalton and Kengo Ohmori from ROHM Semiconductor examine the details and benefits of ROHM Semiconductor’s new lineup of EcoGaN™ Power Stage ICs that can reduce the component count by 99% and the power loss of your next design by 55%. They also investigate ROHM’s Ultra-High-Speed Control IC Technology called Nano Pulse Control that maximizes the performance of GaN devices.
Oct 9, 2023
26,435 views