industry news
Subscribe Now

i2a Technologies Increases Capacity to Meet Rising Orders for Wafer Bumping Services

Fremont, CA — Jan 13, 2014 / (http://www.myprgenie.com) — i2a Technologies announced today the completion of its wafer UBM expansion, which will more than double its UBM and bumping services from its Silicon Valley — US based facility.  Previously, i2aTechnologies has offered both solder and Au bumping. However, because of a recent surge in demand for wafer UBM for Cu wire bonding as well as solder micro-bumping for flip chip, i2a Technologies has converted Au bumping to support UBM for Cu wire-bond, as well as solder bumping and WLCSP.

“Both i2a’s process and technology allow us to bump anything from a single die (chip) to 12 in wafers or substrates,” said Victor Batinovich, CEO at i2a Technologies. “As flip chip interconnects and WLCSP continue to gain momentum, several wafer bumping processes have been developed to produce the small solder spheres required for this technology. These processes vary significantly in complexities and costs. In general, some of these methods have limitations regarding extendibility to 12 in wafers, smaller bump sizes, pitches, as well as solder alloy flexibility. The development of our technology was driven by the need to reduce wafer bumping costs while simultaneously addressing reliability the conflicting requirements of increasing wafer dimensions, decreasing bump and pitch dimensions and alloy options.”

UBM is plated (Ni/Au or Ni /Pd /Au for solder bump and Cu wire bonding) and solder bumps are added using other methods like printing solder paste or solder ball drop. The redeeming qualities of plating include reliability, small pitches and excellent yield. However, for plating solder, plating process is inherently inflexible.  Solder paste bumping employs i2a developed proprietary process which allows us to use any alloy, achieving consistent sphere planarity ( over large substrates / wafers ) as well as minimizing sphere voiding.

For more information contact us at www.ipac.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Optimize Performance: RF Solutions from PCB to Antenna
Sponsored by Mouser Electronics and Amphenol
RF is a ubiquitous design element found in a large variety of electronic designs today. In this episode of Chalk Talk, Amelia Dalton and Rahul Rajan from Amphenol RF discuss how you can optimize your RF performance through each step of the signal chain. They examine how you can utilize Amphenol’s RF wide range of connectors including solutions for PCBs, board to board RF connectivity, board to panel and more!
May 25, 2023
38,427 views