industry news
Subscribe Now

Programming on-board flash and EEPROM memory at SPI bus speeds from an FPGA explained in new eBook

Richardson, TX (Sept. 4, 2013) ? Designers and manufacturing engineers face challenges when it comes to programming flash and EEPROM memories that are already soldered to a circuit board. Often, the software or firmware content of these memories has not yet been completed when hardware prototypes are being validated and tested prior to volume manufacturing. As a result, the memories must be programmed and sometimes reprogrammed in-system and as quickly as possible, especially in manufacturing. 

A new eBook by ASSET® InterTech (www.asset-intertech.com), the leading supplier of tools for embedded instrumentation, explains the pros and cons of several different methods for programming memory devices connected to the Serial Peripheral Interface (SPI) bus. Each method takes advantage of a Field Programmable Gate Array (FPGA) that is already on the board for functional purposes. 

?It?s important to be able to program SPI memory devices in-system because removing a device from a board to program it just takes too long and the memory device is often damaged in the process,? said Kent Zetterberg, product manager at ASSET and author of the eBook. ?And once the circuit board design moves into manufacturing, you?ll want to be able to program memory as quickly as possible because in manufacturing, time is money.? 

?At-Speed SPI Flash/EEPROM Programming Using FPGA and JTAG? is available now on the ASSET website at: http://www.asset-intertech.com/Footer/eBooks/At-speed-SPI-Flash-EEPROM-Programming-FPGA-JTAG

Other informative eBooks, white papers and videos on issues relating to chip, board and system debug, validation and test can be downloaded from: http://www.asset-intertech.com/News/White-Papers 

About ASSET InterTech

ASSET InterTech is a leading supplier to the electronics industry of tools based on embedded instrumentation. Its ScanWorks® platform overcomes the limitations of external test and measurement equipment by applying instrumentation embedded in semiconductors to perform chip and circuit board debug, design validation, manufacturing test and field support. ASSET’s recent acquisition of Arium, Inc., adds a powerful suite of firmware debug and trace tools to the ScanWorks platform. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080. 

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
7,719 views