industry news
Subscribe Now

Jasper and Duolog Partner to Combine SoC Integration with Formal Verification

May 30, 2013, MOUNTAIN VIEW, Calif. — Jasper Design Automation, Inc., the leading provider of verification solutions based on state-of-the-art formal technology, and Duolog Technologies, the leading provider of SoC integration products and solutions, have announced a partnership to leverage the tools and methodologies of both companies. The companies’ integrated solutions will address the complex, time-consuming and error-prone tasks associated with SoC integration and verification. The integrated flows by Duolog and Jasper will enable IP/SoC development teams to deliver qualified, integration-ready IP and SoC assembly that is seamlessly verified using formal verification methods. The combined solutions provide accelerated and continuous SoC integration, offering significant improvements in both productivity and quality of results (QoR).

“ARM delivers packaged and verified IP that enables our customers to meet their design targets with reduced risk,” said John Goodenough, vice president of Design Technology and Automation, ARM.  “Duolog and Jasper have been valued partners providing IP integration and verification tools and flows for these mission-critical processes. The new, integrated flows from the two companies should both increase productivity and quality for us and for our customers.”

Breaking New Ground: Combining IP Integration and Verification Flows

The combined Duolog and Jasper flows will enable design teams to quickly and accurately identify issues, inconsistencies and omissions when assembling complex IP-based systems. The integrated design flows enable designers to work from black-box system specifications, through design capture and integration, to verification. Teams can verify the correctness of both the specification and the implementation, while also detecting gaps in the specification.

The partnership will initially deliver two flows. The first will focus on the capture and verification of register metadata, combining Duolog’s Socrates Bitwise register management tool with the JasperGold® Control and Status Register (JG-CSR) Verification App. The flow will enable IP designers to verify both executable specifications and RTL for consistency and completeness.

The second flow leverages Duolog’s Socrates Weaver SoC integration tool and the JasperGold Connectivity Verification App (JG-CONN). This flow will enable SoC design teams to assemble, construct and exhaustively verify a complete SoC integration, including temporal and conditional connections, as well as multiplexed IO connections.

Duolog’s and Jasper’s solutions utilize the IEEE1685 IP-XACT standard as a robust data exchange format to seamlessly exchange metadata among the different tools and enable these joint flows. With ARM IP being packaged using IP-XACT, Duolog and Jasper’s solutions are 100% interoperable with ARM IP enabling a fully automated methodology and flow.

“Getting from a specification to complete and verified SoC integration is a tedious, repetitive cycle of modification and verification,” said Norman Walsh, COO of Duolog. “The Duolog/Jasper partnership will transform this into a highly effective cycle of continuous integration and verification that will have a significant positive impact on both SoC quality and time-to-market.”

“The two companies’ solutions are more than complementary — they are an ideal fit,” said Oz Levia, Vice President of Marketing and Business Development, Jasper Design Automation. “The integrated design flow is very intuitive, from black-box system specifications, through design capture and integration, to verification. And the Duolog/Jasper partnership will assure ongoing compatibility of our tools and technology roadmaps.”

The integrated solutions will be demonstrated at the Design Automation Conference in Austin TX, June 3-5, 2013. Demonstrations of the flows, the use methodology and the related benefits will be available at both the Jasper booth (#2346) and the adjacent Duolog booth (#2246).  The companies will also host a joint seminar at DAC with ARM in their respective booths.  To register for a seminar, visit


The new flows are available now. For pricing and sales inquiries please contact: Duolog Technologies; Jasper Design Automation at

About Socrates

Socrates is a standards-based platform for modeling SoC metadata, simplifying and formalizing flows and automating flow steps. Socrates hosts a number of flow automation applications that simplify and accelerate the SoC assembly process, including Socrates 1685 IP-XACT (IEEE-1685) design environment, Socrates Bitwise register and memory-map management, Socrates Weaver rules-based connectivity engine and Socrates Spinner IO layer specification and generation. In addition to the standard Socrates applications, customers and partners can develop their own applications and flows on Socrates, even incorporating legacy or third-party scripts and utilities. The power and flexibility of Socrates offers methodology and development teams a scalable path to rapid, reliable and repeatable SoC assembly.

About Duolog Technologies

Duolog Technologies is a leading developer of EDA products that address the increasingly complex challenges of SoC integration.  We enable our customers to deliver integrated systems more quickly and cost effectively than their competitors.  Our innovative tools and solutions allow for maximum productivity and control throughout the entire SoC lifecycle.

About JasperGold Apps

JasperGold Apps are built on a single platform that combines multiple formal-based solutions and leverages a common shared database and user interface.  The Apps architecture enables sharing of design and verification data for each design under test (DUT) between Apps for increased consistency and productivity.  The Apps architecture supports deployment of multiple Apps simultaneously as well as multiple invocations of the same App for improved throughput and performance. 

The Apps architecture is extensible such that customers can take advantage of future Apps that will address emerging design and verification needs.  The design and verification challenges that customers have addressed by creating flows using our formal technology have been the inspiration for several Apps.  Customers will be able to continue to leverage the powerful and highly programmable platform in JasperGold to develop their customized flows.

About Jasper Design Automation

Jasper Design Automation delivers industry-leading software solutions for semiconductor design, verification, and Intellectual Property (IP) reuse, based on state-of-the-art formal technology.  Customers include worldwide leaders in the wireless, consumer, computing, and networking electronics industries. Jasper technology has been an essential part of 150 plus successful chip deployments.  Headquartered in Mountain View, California, the company is privately held, with offices and distributors in North America, South America, Europe, Israel, and Asia.  Visit www.jasper-da.comto reduce risks, increase design, verification and reuse productivity and accelerate time to market.

Leave a Reply

featured blogs
May 17, 2022
Introduction Healing geometry, setting the domain, grid discretization, solution initialization, and result visualization, are steps in a CFD workflow. Preprocessing, if done efficiently, is the... ...
May 12, 2022
Our PCIe 5.0 IP solutions, including digital controllers and PHYs, have passed PCI-SIG 5.0 compliance testing, becoming the first on the 5.0 integrators list. The post Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List appeared first on From Silicon To Softwar...
May 12, 2022
By Shelly Stalnaker Every year, the editors of Elektronik in Germany compile a list of the most interesting and innovative… ...
Apr 29, 2022
What do you do if someone starts waving furiously at you, seemingly delighted to see you, but you fear they are being overenthusiastic?...

featured video

EdgeQ Creates Big Connections with a Small Chip

Sponsored by Cadence Design Systems

Find out how EdgeQ delivered the world’s first 5G base station on a chip using Cadence’s logic simulation, digital implementation, timing and power signoff, synthesis, and physical verification signoff tools.

Click here for more information

featured paper

Build More Cost-Effective and More Efficient 5G Radios with Intel® Agilex™ FPGAs

Sponsored by Intel

Learn how Intel® Agilex™ FPGAs ease development of 5G applications by tackling constantly evolving requirements with flexible, highest performance-per-watt fabric, while providing a path to production and scale with Intel® eASIC™ and full ASIC implementations.

Click to read more

featured chalk talk


Sponsored by Mouser Electronics and Bourns

Today, your circuit protection device needs to be versatile, handling a wide range of conditions with long-life low capacitance, low leakage, and state-of-the-art energy handling density. In this episode of Chalk Talk, Amelia Dalton chats with Paul Smith from Bourns about IsoMOV - a new integrated circuit protection that brings together the most important circuit protection capabilities in one efficient package.

Click here for more information about Bourns IsoMOV™ Series Hybrid Protection Component