industry news
Subscribe Now

Real Intent to Exhibit Verification Solutions, Demonstrate New RTL Flows, and Present at the Design Automation Conference 2013

SUNNYVALE, CALIF. – (MARKET WIRE) May 23, 2013 –  

Who

Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness

What

Will participate in the Design Automation Conference (DAC) 2013 in Austin, Texas, June 3-7, 2013 by:

  • Demonstrating its two product families – Ascent products for early functional verification prior to synthesis, and Meridian products for advanced sign-off verification not possible with simulation or static timing analysis. Real Intent is on Gary Smith’s “WHAT TO SEE @ DAC 2013” list in the category “RTL Sign-Off Tools.”
  • Discussing the new RTL flows it developed with DeFacTo and Calypto.
  • Hosting a User Track presentation. Real Intent’s Senior FAE Vaishnav Gorur will present a paper that he, Dr. Roger B. Hughes and James Moore co-authored:Lending a ‘Formal’ Hand to CDC Verification: A Case Study of Non-Intuitive Failure Signatures. It focuses on how designers lending a “formal” hand to verification engineers can enhance productivity, reduce product cycles and help meet aggressive time-to-market deadlines.
  • Jointly demonstrating with DeFacTo the companies’ new combined RTL sign-off flow for CDC and DFT.
  • Hosting a photo booth for a personalized, Austin-Texas-style instant freebie souvenir of the DAC 50th Anniversary experience.
  • Being a sponsor for “Kickin’ It Up In Austin!” – the 50th Anniversary DAC party, on Monday, June 3 at Austin City Limits.

DAC is the premier conference devoted to the design and automation of electronic systems (EDA), embedded systems and software (ESS), and intellectual property (IP). Click here to see a short (3 minute) video by Real Intent President & CEO Prakash Narain about the company, including his preview of Real Intent at DAC 2013.

When/Where

Booth Exhibit:                    Mon. – Wed., June 3-5,   9 a.m. – 6 p.m., Booth #1031 in Main Exhibit Hall 

Poster Presentation:        Tue., June 4, Noon-1:30 p.m., Session 3, Designer Track #3.39 in Hall 5

Joint RTL Flow Demo:      Mon. – Wed., June 3-5, 9 a.m. – 6 p.m., Booths #1031 and #409 in Main Exhibit Hall

Photo Souvenir:                 Mon. – Wed., June 3-5,   9 a.m. – 6 p.m., Booth #1031 in Main Exhibit Hall 

     At the Austin Convention Center

     500 E Cesar Chavez St. Austin, TX 78701
     (512) 404-4000

“Kickin’ It Up In Austin!” DAC Party, Mon., June 3, 8 p.m. – 1 a.m.

     Austin City Limits at The Moody Theater

     310 Willie Nelson Blvd. Austin, TX 78701

     (512) 225-7999

About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Acronyms

CDC:      Clock Domain Crossing

EDA:      Electronic Design Automation

RTL:       Register Transfer Level

SoC:       Systems-on-Chip

 

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
15,219 views