industry news
Subscribe Now

IAR Systems boosts capabilities for designing and verifying embedded applications based on state machines

Uppsala, Sweden—March 27, 2013—Today, IAR Systems® launches a new version of its state machine tool suite IAR visualSTATE®. The version adds several new features and integrations to simplify development of complex state- or event-driven embedded systems. IAR visualSTATE allows users to build their design from a high level, structure complex applications, step by step add functions in detail, and automatically generate code that is 100 percent consistent with the design. It also provides advanced formal verification, analysis and validation that can be used to make sure the applications behave as intended.

To simplify the design process, Submachine states and Design stereotypes are introduced. Submachine states are reusable state machine fragments, similar to a subroutine or function in a programming language. Common patterns can be created once and reused across a design or between designs, and the events and actions can be remapped to suit the point of use. Design stereotypes are named templates that specify the visual appearance of states. These new features greatly speed up the design of complex systems.

Several new possibilities for integrations are added. An open StateChartModel API provides everything needed for users to build their own tools that can manipulate models in IAR visualSTATE. This for example includes tools that check adherence to naming conventions and specialized code generators. It is now also possible for external clients to remotely control the state machine simulator and designer through TCP/IP. This interface provides an automated integration with Fujitsu CGI Studio, which is a software development platform for creating 2D and 3D graphical user interfaces.

In addition to creating state machine models and embedded applications, IAR visualSTATE lets users explore them through formal verification to make sure they do not contain design inconsistencies or logical gaps. The formal verification engine has been extended with several new features, including compositional verification. The compositional verification can dramatically increase the verification performance for certain models. It also provides detailed information on where verification complexity might be hiding, which gives the user the ability to pinpoint complexity issues in a design.

IAR visualSTATE is completely integrated with the powerful C/C++ compiler and debugger tool suite IAR Embedded Workbench®. When using the tools together, full state machine debugging on hardware is available. IAR Systems also provides a free-standing Viewer for IAR visualSTATE users. The Viewer can be used to view but not edit model files and can be copied freely for sharing and discussing designs with stake holders outside the development team.

Read more about IAR visualSTATE and download free evaluation licenses from www.iar.com/vs.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
17,326 views