industry news
Subscribe Now

Berkeley Design Automation Announces Analog FastSPICE™ AMS

SANTA CLARA, CA, — November 12, 2012— Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced the availability of Analog FastSPICE™ AMS (AFS AMS) which delivers the industry’s simplest, fastest, most-accurate verification of today’s complex nanometer-scale mixed-signal circuits. AFS AMS combines the award winning, foundry certified Analog FastSPICE circuit simulator with any leading Verilog® hardware description language (HDL) simulator to provide full Verilog-AMS language support.

The semiconductor industry has an unmet and rapidly growing requirement for fast nanometer SPICE accurate mixed-signal verification that is practical for everyday use. Traditional co-simulation approaches have accuracy, performance, capacity, and functionality limitations that make them impractical to verify mixed-signal designs that combine massive digital logic and high-performance analog circuitry. The leading AMS simulator translates all analog circuitry to a Verilog-AMS representation that analog designers did not create and do not recognize. The result is a difficult-to-debug verification flow.

Analog FastSPICE AMS delivers fast mixed-signal verification with nanometer SPICE accuracy that is straightforward to set-up and easy to run. Design teams using AFS AMS are productive in hours rather than weeks. The tool’s powerful configuration support enables arbitrarily nesting of Verilog-AMS, Verilog-D, Verilog-A, and leading SPICE netlist formats—all of which it runs without translation. AFS AMS combines the world’s fastest, most accurate circuit simulator—Analog FastSPICE—with any leading signoff Verilog HDL simulator to run the digital logic. The result is superior accuracy, performance, and capacity that are practical for everyday use.

“At Fujitsu Semiconductor Limited, we design very complex nanometer mixed-signal SoCs that include processor cores, logic, and high-performance mixed-signal circuitry. We are standardizing on AFS AMS for mixed-signal verification of our complex nanometer-scale ICs,” said Masaru Ito, Director Mixed-Signal and Analog Design Methodology Development Department, Technology Development Division, Fujitsu Semiconductor Limited. “AFS AMS is easy to setup for our analog and digital designers, making it practical to use everyday. It delivers the standard Analog FastSPICE nanometer SPICE accuracy and is more than 10x faster than our previous AMS simulator. With AFS AMS we can verify our complex mixed-signal designs much more thoroughly and accurately.”

AFS AMS is ideal for design teams that have been using limited co-simulation flows, difficult AMS flows, or avoiding mixed-signal simulation altogether because of its complexity. Analog designers are able to continue working within their normal environment—either the industry-leading analog design environment or the command line. They simply specify their desired configuration and use their original netlist. Likewise digital designers simply specify their desired configuration and work with their original source in their normal environment with their standard testbench, digital simulator, models, debugging tools, etc.

“Many of our over 100 customers require improvements to their mixed-signal verification flow,” said Ravi Subramanian, president and CEO of Berkeley Design Automation. “With AFS AMS, we are proud to deliver another key capability to the AFS Platform that enables our customers to access the industry’s fastest nanometer SPICE-accurate mixed-signal verification capability in a simple and compelling use-model that will enable them to deliver superior products to market significantly faster.”

The Analog FastSPICE Platform provides the world’s fastest circuit verification for nanometer analog, RF, mixed-signal, and custom digital circuits. Foundry certified to 20nm, the AFS Platform delivers nanometer SPICE accuracy 5x-10x faster on a single core and >2x faster on multicore systems versus any other simulator. For circuit characterization, the AFS Platform includes the industry’s only comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, the fastest near-SPICE-accurate simulation, and the fastest, most accurate mixed-signal simulation. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS AMS, and AFS Nano SPICE.

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com

Leave a Reply

featured blogs
May 13, 2021
Samtec will attend the PCI-SIG Virtual Developers Conference on Tuesday, May 25th through Wednesday, May 26th, 2021. This is a free event for the 800+ member companies that develop and bring to market new products utilizing PCI Express technology. Attendee Registration is sti...
May 13, 2021
Next Tuesday afternoon, May 18, at 2:00pm PDT is the annual CEO Outlook meeting. It will be virtual, of course. But as a result, it seems to have a lot more CEOs than can easily fit onto a small... [[ Click on the title to access the full blog on the Cadence Community site. ...
May 12, 2021
We discuss low power design with Dr. Renu Mehra, R&D group director in our Digital Design Group, along with her career in STEM & the future of RTL synthesis. The post Q&A with Dr. Renu Mehra of Synopsys Digital Design Group: Pioneering Automated Power Manageme...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

Insights on StarRC Standalone Netlist Reducer

Sponsored by Synopsys

With the ever-growing size of extracted netlists, parasitic optimization is key to achieve practical simulation run times. Key trade-off for any netlist reducer is accuracy vs netlist size. StarRC Standalone Netlist reducer provides the flexibility to optimize your netlist on a per net basis. The user has total control of trading accuracy of some nets versus netlist optimization - yet another feature from StarRC to provide flexibility to the designer.

Click here for more information

featured paper

How to solve two screenless TV design challenges

Sponsored by Texas Instruments

The new 4K display chipsets from DLP Products help make screenless TV setup easier and save cost by reducing the number of components required while also adding more advanced image-processing capabilities. The DLP471TP DMD and DLPC6540 controller for small designs and the DLP471TE DMD and DLPC7540 controller for designs above 1,500 lumens help deliver stunning ultra-high resolution displays to the market and take advantage of the rapid expansion in the availability of 4K content.

Click here to read

featured chalk talk

ROHM Gate Drivers

Sponsored by Mouser Electronics and ROHM Semiconductor

Today’s rapid growth of power and motor control applications demands a fresh look at gate driver technology. Recent advances in gate drivers help designers hit new levels of efficiency and performance in their designs. In this episode of Chalk Talk, Amelia Dalton chats with Mitch Van Ochten of ROHM about the latest in isolated and non-isolated gate driver solutions.

Click here for more information about ROHM Semiconductor Automotive Gate Drivers