industry news
Subscribe Now

Xilinx Multiplies Productivity with Vivado Design Suite 2012.3

SAN JOSE, Calif., Oct. 23, 2012 – Xilinx, Inc. (NASDAQ: XLNX) today announced the immediate availability of Vivado™ Design Suite 2012.3, offering for the first time new productivity enhancements for customers running the tools on multi-core processor workstations as well as new reference designs for speeding design implementation.

“We continue to focus on all aspects of our customers’ productivity with each new release of Xilinx’s next generation design environment,” said Tom Feist, Xilinx’s senior marketing director of design methodology. “With Xilinx’s massive All Programmable 3D ICs with up to 2,000,000 logic cells in mind, reducing runtime for our customers is just one of the many ways the Vivado Design Suite is a generation ahead in helping designers get their products to market faster.”

Since its debut in April, the Vivado Design Suite has been accelerating time to implementation from C and RTL by up to 4x for complex designs, while improving performance with up to 1 speed grade advantage over the ISE® Design Suite and up to 3 speed grades over competing devices. Thanks to new multithreaded place and route technology, the latest release in the landmark rollout of Xilinx’s next generation design environment accelerates productivity even further on multi-core workstations with 1.3x faster runtimes on a dual-core processor and 1.6x faster runtimes on a quad-core.

All Programmable 7 Series FPGA Targeted Reference Designs

The release of Vivado Design Suite 2012.3 extends Xilinx’s portfolio of Targeted Reference Designs (TRD) supporting Kintex™-7 and Virtex®-7 All Programmable FPGAs to accelerate designer productivity even further. TRDs deliver a pre-verified, performance-optimized infrastructure design that a designer can modify and scale to suit their custom needs.

  • The Kintex-7 FPGA Base TRD showcases the capabilities of Kintex-7 FPGAs through a fully-integrated PCIe® design that delivers 10 Gb/s performance endtoend using performance-optimized DMA engine and DDR3 memory controller.
  • The Kintex-7 FPGA Connectivity TRD delivers up to 20 Gb/s of performance per direction featuring a dual Network Interface Card (NIC) with a Genx8 PCIe endpoint, a multi-channel packet DMA, DDR3 memory for buffering, 10G Ethernet MAC, and 10GBASE-R standard compatible physical layer interface.
  • The Kintex-7 FPGA Embedded TRD offers a comprehensive processor subsystem complete with GbE, DDR3 memory controller, display controller, and other standard processorperipherals.
  • The Kintex-7 FPGA DSP TRD includes a high-speed analog interface with digital up / down conversion overclocked to run at 491.52 MHz.

Availability

Vivado Design Suite, Design Edition is available at no additional cost to in warranty ISE Design Suite Logic Edition and Embedded Edition customers, and Vivado Design Suite System Edition with Vivado High-Level Synthesis is available at no additional cost to ISE Design Suite DSP and System Edition customers.

Please visit www.xilinx.com to download the latest version of the ISE Design Suite and Vivado Design Suite. Customers can now also sign up for or view online training for Vivado Design Suite.

About Xilinx

Xilinx is the world’s leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
22,713 views