industry news
Subscribe Now

ITRI Tapes Out 3D-IC Chip Using Cadence Technology

SAN JOSE, CA–(Marketwire – October 15, 2012) – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that its full suite of 3D-IC technologies were deployed by Taiwan’s Industrial Technology Research Institute (ITRI) to develop a 3D-IC chip. Working together, engineers from Cadence® and ITRI used the integrated Cadence 3D-IC flow to implement, analyze, and verify the test chip — a wide I/O memory stack with through-silicon vias (TSVs). The 3D-IC approach — in which multiple ICs are stacked in a single package — is becoming increasingly necessary to meet the size, cost, power, and performance demands for advanced electronics.

“We have been collaborating closely with Cadence for more than a year, using its end-to-end 3D-IC flow to address the challenges in designing with stacked dies and TSVs,” said Dr. Cheng-Wen Wu, general director of Information and Communications Research Laboratories (ICL) and vice president at ITRI. “As a result of the deep collaboration, we now have successfully taped out our first 3D-IC chip. We look forward to continuing our leading work with Cadence in this rapidly emerging area.”Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that its full suite of 3D-IC technologies were deployed by Taiwan’s Industrial Technology Research Institute (ITRI) to develop a 3D-IC chip. Working together, engineers from Cadence® and ITRI used the integrated Cadence 3D-IC flow to implement, analyze, and verify the test chip — a wide I/O memory stack with through-silicon vias (TSVs). The 3D-IC approach — in which multiple ICs are stacked in a single package — is becoming increasingly necessary to meet the size, cost, power, and performance demands for advanced electronics.

Cadence technologies deployed include Encounter® RTL Compiler, Encounter Digital Implementation System, Encounter Test, Encounter Timing System, Encounter Power System, the Cadence Physical Verification System, and QRC Extraction.

“Cadence is working with advanced customers to address emerging technology challenges like 3D-IC design, offering a uniquely deep set of integrated technologies that span custom/analog, digital, design for test, and package environments,” said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. “We recognize the benefits the industry receives from leading research organizations like ITRI that are working to help bring the benefits of 3D-IC design to the semiconductor industry faster.”

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.


Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
11,166 views