industry news
Subscribe Now

ESCATEC now offers Package-on-Package capability

Heerbrugg, Switzerland – 11 June, 2012 – ESCATEC, the EMS innovator, has added Package-on-Package (PoP) capability to its production facilities at Heerbrugg in Switzerland. PoP enables one BGA package, such as a memory chip, to be soldered on top of another BGA, such as a processor.  

Martin Muendlein, ESCATEC’s Engineering Manager, explained, “Until now, PoP has only been used in high volume applications such as mobile phones, where it provides high density packaging, low power and high performance. We believe that we are one of the first contract manufacturers in Europe to offer this as a low volume option to customers. It is ideal for customers wanting to make portable devices that need high performance processors and where space is tight. We already have one customer wanting to use PoP for their next generation of a hand held terminal.”

ESCATEC has invested in a special Dipping unit for their new Siplace assembly line that will enable them to do PoP. The dipping unit wets about 50% of each ball of the Ball Grid Array with paste/flux. Before reflow, both components are stacked on each other and then both are soldered in one process step. During the soldering the upper device sinks down so that, in the final assembly, there is virtually no gap between the two stacked chips. 

Verification of accurate bonding between the layers of the PoP stack is checked using X-Ray inspection. The darker balls are from the upper BGA and the lighter balls are from the lower BGA.

For further information about ESCATEC, one of Europe’s leading providers of contract design and manufacturing services: www.escatec.com  enquiries@escatec.com

For press information, contact: Nigel Robson, Vortex PR. Tel +44 (0) 1481 233080.nigel@vortexpr.com

Leave a Reply

featured blogs
Mar 9, 2026
What happens to our digital history when the world's biggest archive of retro video games disappears?...

featured video

Cadence Chiplets Solutions | Helping you realize your chiplet ambitions

Sponsored by Cadence Design Systems

In this webinar, David Glasco, VP of Compute Solutions at Cadence, discusses how Cadence enables customers to transition from traditional monolithic SoC architectures to modular, scalable chiplet-based solutions, essential for meeting the growing demands of physical AI applications and high-performance computing.

Read eBook: Helping You Realize Your Chiplet Ambitions

featured chalk talk

Global Coverage With NTN
In this episode of Chalk Talk, Paul Fadlovich from TE Connectivity and Martin Lesund from Nordic Semiconductor and Amelia Dalton explore the what, why and how of NTN technology. They also explore the role that antennas play in satellite communication systems, and how Nordic Semiconductor’s nRF9151 System-in-Package and TE Connectivity’s broad range of antenna solutions can jump start your next global IoT design.
Feb 19, 2026
22,778 views