industry news
Subscribe Now

IPL Alliance Announces IPL 2.0 and Appoints New Chair for Constraint Working Group

MOUNTAN VIEW, Calif., June 4, 2012 /PRNewswire/ — The Interoperable PDK Libraries (IPL) Alliance today announced IPL 2.0, an updated release of the semiconductor industry’s first open standard for interoperable Process Design Kits (iPDKs). The IPL 2.0 reference kit includes an iPDK developer’s guide, a sample 40-nanometer (nm) reference iPDK, a reference design and a user guide. It is ready now for validation by IPL Alliance members. In related news, the IPL Alliance appointed Ed Petrus from Mentor Graphics as the new chair for the IPL Constraint Working Group. In addition, the IPL Alliance will host its annual IPL Luncheon at the 49th Design Automation Conference (DAC) in San Francisco, California.

The IPL Alliance, which includes members from major electronic design automation (EDA), semiconductor and foundry companies, released IPL 1.0, the industry’s first open standard for iPDKs, in 2010. IPL 2.0 uses the same specification of the standard and adds a new 40-nm reference iPDK in addition to the 90-nm reference iPDK in IPL 1.0. The iPDK standard is based on the OpenAccess database and uses standard languages and a unified architecture to enable interoperability among all EDA vendor tools. Engineering teams only need to develop a single PDK for each process node, which reduces development costs, shortens design cycles and provides designers with earlier access to advanced process technologies across multiple tools. IPL Alliance members are validating IPL 2.0 now, and it is targeted for public download by end of year 2012.

The IPL Constraint Working Group includes members from Altera, Ciranova, Mentor Graphics, Pulsic, SpringSoft, Synopsys and TSMC. Additionally, Xilinx and STMicroelectronics are acting in an advisory role. The working group has delivered the IPL Constraints 1.1 in 2011 and now is planning for its next phase by soliciting donations of additional constraint types for the next version of the standard to meet emerging design challenges. Ed Petrus, the newly appointed chair, has more than 25 years of experience in the EDA industry. Prior to joining Mentor Graphics, Mr. Petrus was the co-founder of Ciranova, a board member company of the IPL Alliance. He is also the vice-chair of Si2’s OPDK initiative.

“IPL Alliance members continue collaborating to create and promote standards for an interoperable custom design ecosystem,” said Jingwen Yuan, president of the IPL Alliance and strategic alliance manager at Synopsys. “We are seeing broad adoption of the iPDK standard by EDA companies that offer iPDK-compliant tools and foundries that deliver iPDKs to their customers. We are excited to have EDA veteran Ed Petrus lead the IPL Constraint Working Group and look forward to the next major release of the constraint standard.”

The IPL Alliance will present IPL 2.0 and the latest updates regarding its working groups at the 49th DAC in San Francisco, California. The IPL Luncheon is scheduled for Tuesday, June 5, from 12:00 p.m. to 1:30 p.m. in the Golden Gate Ballroom B at the Marriott Hotel in San Francisco. The IPL Alliance is also featured in the Standards Booth #1170. Please visit the IPL website at http://www.IPLnow.com to register for IPL DAC events.

About the IPL Alliance

The IPL Alliance is an industry standards organization established to develop an interoperable ecosystem for custom design by creating and promoting interoperable PDK standards. There are currently 30 semiconductor and EDA company members. For more information, please visit the IPL Alliance website athttp://www.IPLnow.com  or contact info@iplnow.com

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
38,680 views