industry news
Subscribe Now

Synopsys Launches Industry’s First Integrated Hybrid Prototyping Solution

MOUNTAIN VIEW, Calif., June 4, 2012 – 


  • Get the best of both worlds with a hybrid prototype that seamlessly links virtual and FPGA-based prototypes 
  • Start multi-core SoCprototyping earlier and achieve high-performance execution of system-level models with directly connected real-world hardware interfaces 
  • Partition SoC design blocks between virtual and FPGA-based prototype environments  to maximizeoverall prototype performance 
  • Accelerate system bring-upby using virtual prototyping for new design blocks and FPGA-based prototyping for existing logic 
  • Improve debug visibility and control of software under development through the Virtualizer-based environment 
  • Easily integratehigh-performance ARM® Cortex™ processor models, transactors for  ARM AMBA® interconnect and Synopsys® DesignWare® IPwith the rest of your design into a single hybrid prototype 

Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announcedan integrated hybrid prototyping solutionthat combines Synopsys’ Virtualizer virtual prototyping and Synopsys’ HAPS FPGA-based prototypingto accelerate the development of system-on-chip (SoC)hardwareand software.By using Virtualizervirtual prototyping for new design functions andHAPS FPGA-based prototyping for reused logic, designers can start software development up to 12 months earlier in the design cycle. In addition, Synopsys’ hybrid prototyping solution enablesdesigners to accelerate hardware/software integration and system validation, significantly reducing the overall product design cycle.With highperformance models for ARM Cortex processors, ARM AMBAprotocol-based transactors, and DesignWare IP, developers can easily partition their ARM processor-based designs into virtual and FPGA-based prototypes as best suited to their design requirements.

Today, designers use two relatively independent methods for SoC prototyping: transactionlevel model (TLM)-based virtual prototyping and FPGA-based prototyping. Virtual prototyping is ideal for accelerating pre-RTL software development by executing fast TLMs and provides more efficient debug and analysis scenarios. FPGA-based prototyping provides cycle-accurate, high-performance execution and direct real-world interface connectivity. Synopsys’ hybrid prototyping solution blends the strengths of bothVirtualizer virtual and HAPS FPGA-based prototyping to enable software development and system integration much sooner in the project lifecycle.

“The rising complexity and software content associated with multi-coreSoCs means that system engineers and software developers cannot wait for hardware to begin their work; so, they are increasingly utilizing prototypes of their chips and systems,” saidChris Rommel, vice president, embedded software and hardware, of VDC Research.“Synopsys’ ‘hybrid’ approach addresses many of the limitations of standalone SoC prototyping methods by allowing developers to freely mix pre-RTL transaction-level models with RTL that already exists or is being created, giving design teams a significant head start on their hardware and software development.”

Synopsys’ hybrid prototyping solution enhances software stack validation throughvery high speed execution of processors using a Virtualizer virtual prototype. It allows direct connection to real-world I/O model interfacesthrough analog PHYs or test equipment attached to a HAPS FPGA-based prototype. In addition, designers cantake advantage of existing RTL or IP in the FPGA-based prototype and new functions in SystemC transaction-level models,which are faster to implement and available much sooner in a project lifecycle. 

Synopsys’ high-performance HAPS Universal Multi-Resource Bus (UMRBus) physical link efficiently transfers data between the virtual and FPGA-based prototyping environments. The pre-verified HAPS-based transactors, supportingARMAMBA 2.0 AHB™/APB™, AXI3™, AXI-4™and AXI4-Lite™ interconnects,give designers the flexibility to partition the SoC design between the virtual or FPGA-based prototyping environments at the natural block-level boundaries of the AMBA interconnect.By using the software debug capability within the Virtualizer-based environment in a hybrid prototype,users have greater visibility and control into the register and memory files of the software under development compared to traditional FPGA-based prototyping.

“Hybrid prototyping offers design teams the best of what both hardware and software prototyping have to offer,” said John Koeter, vice president of marketing for IP and systems  at Synopsys. “Byintegratingthe strengths of Virtualizer virtual prototyping with HAPS FPGA-based prototyping using the UMRBus physical link, Synopsys enables designers to develop fully operational SoC prototypesmuch faster and earlier in the design cycle, and acceleratesoftware development and full system validation.”


The hybrid prototyping solutionis available now to early adopters.

Hybrid Prototyping at DAC 2012

Synopsys will be demonstrating the integrated hybrid prototyping solution at DAC 2012, booth #1130. DAC takes place in San Francisco, CA June 3 – 7, 2012. For more information on Synopsys’ participation at DAC 2012 visit

About Synopsys®

Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA),  supplying the global electronics market with the software, intellectual property (IP) and  services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India.

Visit Synopsys online at

Leave a Reply

featured blogs
Apr 13, 2021
If a picture is worth a thousand words, a video tells you the entire story. Cadence's subsystem SoC silicon for PCI Express (PCIe) 5.0 demo video shows you how we put together the latest... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Apr 12, 2021
The Semiconductor Ecosystem- It is the definition of '€œHigh Tech'€, but it isn'€™t just about… The post Calibre and the Semiconductor Ecosystem appeared first on Design with Calibre....
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...

featured video

Meeting Cloud Data Bandwidth Requirements with HPC IP

Sponsored by Synopsys

As people continue to work remotely, demands on cloud data centers have never been higher. Chip designers for high-performance computing (HPC) SoCs are looking to new and innovative IP to meet their bandwidth, capacity, and security needs.

Click here for more information

featured paper

Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500

Sponsored by Texas Instruments

Functional safety standards such as IEC 61508 and ISO 26262 require semiconductor device manufacturers to address both systematic and random hardware failures. Base failure rates (BFR) quantify the intrinsic reliability of the semiconductor component while operating under normal environmental conditions. Download our white paper which focuses on two widely accepted techniques to estimate the BFR for semiconductor components; estimates per IEC Technical Report 62380 and SN 29500 respectively.

Click here to download the whitepaper

featured chalk talk

Cutting the AI Power Cord: Technology to Enable True Edge Inference

Sponsored by Mouser Electronics and Maxim Integrated

Artificial intelligence and machine learning are exciting buzzwords in the world of electronic engineering today. But in order for artificial intelligence or machine learning to get into mainstream edge devices, we need to enable true edge inference. In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis from Maxim Integrated about the MAX78000 family of microcontrollers and how this new microcontroller family can help solve our AI inference challenges with low power, low latency, and a built-in neural network accelerator. 

Click here for more information about Maxim Integrated MAX78000 Ultra-Low-Power Arm Cortex-M4 Processor