industry news
Subscribe Now

Sibridge Technologies Announces USB 3.0 Host and Device Design IP

Santa Clara, California, May 31, 2012: Sibridge Technologies, a leading provider of design and verification IPs as well as System/SoC design and verification services announced the availability of their USB 3.0 host and device design IP. The company had earlier announced the availability of their USB 3.0 verification IP.  The company will showcase the USB 3.0 host and device design IP as well as the verification IPs running on Axiom Design Automation’s MPSim high performance SystemVerilog simulator in booth #1625 during the 49th Design Automation Conference (DAC), from June 4-6, at the Moscone Center in San Francisco.

Sibridge’s USB 3.0 design IP includes host and device. The USB 3.0 controller IP is a high performance, low gate count, xHCI (Extensible Host Controller Interface)-compliant semiconductor IP designed for USB 3.0 implementations in ASIC and FPGAs. The USB 3.0 IP provides extensive IP configurability, delivers more than 10x the data transfer rate of USB 2.0 and is backwards compatible with earlier USB technologies. The Sibridge IP’s low footprint and high performance makes it ideal for computing, networking, mobile and streaming media devices. The silicon-proven IP reduces the risk and design integration time in today’s complex SoCs.

“Sibridge’s comprehensive portfolio of silicon-proven design IPs, industry-proven verification IPs and System/SoC design services have enabled over 30 leading semiconductor companies accelerate time-to-market on their high-end designs” said Rajesh Shah, CEO, Sibridge Technologies. “With the addition of these latest USB 3.0 IPs, our customers will be able to continue leveraging Sibridge’s portfolio of design and verification IPs coupled with design and verification services to meet their aggressive time-to-market needs.” 

“Our partnership with Sibridge enabled us to tightly integrate and validate Sibridge’s best-in-class design and verification IPs with Axiom’s production proven high performance SystemVerilog simulator” stated Tarak Parikh, Vice President of Product Engineering at Axiom Design Automation. “Axiom’s renowned debugging capability, now extended to include validated verification and design IP, offers customers an unprecedented, completely integrated  design and verification platform for accelerating the creation of testbenches for quick debugging and verification of  the most complex SOCs”.

Sibridge Design IP Portfolio

Sibridge Technologies offers a portfolio of silicon-proven design IP for industry-standard interfaces including PCI Express Gen1/Gen2/Gen3, Ethernet 10M/100M/1G/10G, USB 2.0/USB 3.0,  DDR2/3, PATA, SATA I/II, PCMCIA, I2C, UART, SPI.   

Sibridge Verification IP Portfolio

Sibridge Technologies offers a portfolio of verification IP for industry-standard interfaces including PCI Express Gen1/Gen2/Gen3, Ethernet 10M/100M/1G/10G/40G/100G, USB 2.0/USB 3.0, AMBA 2 – AHB/APB, AMBA 3/4 – AXI, SATA I/II, MIPI, I2C, UART, SPI.  

About Sibridge Technologies

Sibridge Technologies provides innovative value added solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: design and verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems hardware & software design and validation for streaming media, wireless, and networking applications. The company has design centers in Ahmedabad, India and Santa Clara, USA. For more information please contact info@sibridgetech.com or visit http://www.sibridgetech.com

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
9,663 views