industry news
Subscribe Now

Cadence Demonstrates Collaboration, Innovation and Technology Leadership at 49th DAC

SAN JOSE, CA–(Marketwire – May 22, 2012) – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, will demonstrate the latest innovations and solutions to key technology challenges, solved in collaboration with customers and partners, at DAC 2012.

WHERE: 
DAC 2012 will take place at the Moscone Convention Center in San Francisco

WHEN: 
Sunday, June 3 through Thursday, June 7, 2012

WHAT:
Connect with Cadence and its partners at DAC for a variety of live presentations in Booth 1930, featuring real-world solutions to help design teams innovate and succeed with the highest quality silicon, system-on-chip devices, and complete systems.

Cadence demo suites feature the latest advantages in mixed-signal, low-power, RTL-to-GDSII, custom/analog, functional verification, verification IP, system development and HW/SW integration, high-level synthesis, signoff analysis, and PCB and packaging. Demo Suites Schedule

Cadence will once again host the EDA360 Theater featuring more than 40 presentations from Cadence, its partners, and customers who will share their experiences and results.

Cadence technologists will discuss industry trends and technology advancements at a wide variety of sessions at DAC 2012. See complete schedule.

Collaboration across the electronics industry is necessary to address the most advanced technology challenges. This year, Cadence will also participate in several partner booths, including:

  • ChipEstimate.com – Booth 1202
  • TSMC – Booth 2430
  • ARM – Booths 1414 and 802
  • GLOBALFOUNDRIES – Booth 303
  • Samsung – Booth 2001
  • TowerJazz – Booth 1105
  • Si2 – Booth 1214

Attend Cadence breakfasts and luncheons to explore challenges and solutions in the critical areas of advanced node design, custom IC design, mixed-signal design and verification, and system development. Cadence, its customers, and ecosystem partners will share project experiences and successes at a series of events. To register, click here.

Monday, June 4 Luncheon – Overcoming Variability and Productivity Challenges in Your High-Performance, Advanced Node, Custom/Analog Design 
Speakers: Francois Lemery, CAD Project Manager, STMicroelectronics, Vinod Kariat, Fellow, Cadence, Thomas Volden, Architect, Cadence
Time: 11:30 AM – 1:00 PM
Location: 270-276 (Moscone Convention Center)

Tuesday, June 5 Breakfast – Addressing Hardware/Software Co-Development, System Integration, and Time to Market 
Speakers: LSI Corp and Cadence
Time: 7:30 AM – 10:00 AM
Location: 270-276 (Moscone Convention Center)

Tuesday, June 5 Luncheon – Overcoming the Challenges of Embedding Ultra Low-Power, ARM 32-bit Processors into Analog/Mixed-Signal Designs
Speakers: Rob Cosaro, MCU System and Architecture group, NXP, Keith Clarke, VP Embedded Processors, ARM, John Murphy, Alliance Group Director, Cadence, Mladen Nizic, Engineering Director, Cadence, Jamie Davey, ARM Alliance Director, Cadence
Time: 11:30 AM – 1:00 PM
Location: 270-276 (Moscone Convention Center)

Wednesday June 6 Breakfast – The Path to Yielding at 2(x)nm and Beyond
Speakers: Cadence, IBM, Samsung 
Time: 7:30 AM – 9:00 AM
Location: 270-276 (Moscone Convention Center)

The Denali Party by Cadence is on and will take place at Ruby Skye, the number-one nightclub and special events venue/bar located in San Francisco just off Union Square.

The Denali Party by Cadence 
Tuesday, June 5 
Time: 8:30 pm to 12:30 am

A complete listing of Cadence activities at DAC can be found here.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
11,164 views