industry news
Subscribe Now

Vennsa Technologies Moves Beyond Debug with OnPoint 2.0

TORONTO –– May 8, 2012 –– Vennsa Technologies Inc. today began shipping OnPoint™ 2.0 debugging and error localization software with advanced causality analysis for forward debugging, along with a set of performance features to enhance scalability, accuracy and resolution.

Vennsa, the leading supplier of automated debugging and error localization software for register transfer level (RTL) debugging, will demonstrate OnPoint in Booth #1901 during the 49th Design Automation Conference (DAC) June 4- 6 at the Moscone Center in San Francisco. 

OnPoint 2.0 is a major release for Vennsa, incorporating two years’ worth of designer feedback,” says Dr. Andreas Veneris, Vennsa’s president and chief executive officer.  “With this breakthrough release, the tedious, manual and time-consuming backward debugging process becomes sharply faster and much more intuitive.

According to most technology roadmaps, functional debugging accounts for approximately 60% of the verification effort. When a failure occurs, the engineer typically dumps debug messages and simulation traces, and loads waveform and structural circuit viewers to trace signals backward from the failure points. This entails looking up signal values in the waveform, jumping to the driving signals and statements in source code, and speculating whether suspect pieces of source code are responsible for the error.

Engineers periodically take guesses and start to engage in a forward way of thinking by postulating if changes in suspect signal values can fix the erroneous behavior of the design. If the guesses are not successful, they revert back to the time-consuming back-tracing debug process to discover more potential root-causes for the error.

Debugging Forward with OnPoint 2.0

OnPoint 2.0 automates the manual back-tracing debugging task and introduces advanced causality analysis automation to guide the forward thinking step to reduce the bug localization and fixing effort.

It performs root cause analysis of a failure by leveraging complex algorithms and advanced mathematical models. Within minutes and with the push of a button, OnPoint returns all suspect signals, statements and other constructs that can undergo a functional change to correct the failure. It also binthose suspects into a handful of groupsbased on paths the error takes to failure points.

For each suspect, the tool suggests fixes for new logic signal values that can propagate through the circuit to remedy the buggy behavior. This allows designers toimmediately apply a forward design-like way of thinking because they are presented with all necessary information to pose questions about how to fix the error.

OnPoint 2.0 includes increased capacity up to the sub-system level and debugging of error traces of thousands of cycles. It supports Verilog, SystemVerilog and VHDL, SystemVerilog and PSL assertions and the Open Verification Library. OnPoint is integrated with most simulation and formal tools as well as verification intellectual propertyblocks.

OnPoint 2.0 is shipping now. Pricing is available upon request.

About Vennsa

Vennsa Technologies Inc. is dedicated to the automation of debugging and error localization.  Its breakthrough OnPoint™ tool is the industrys only automated debugging software that localizes the source of functional errors without any user guidance. When failures occur, OnPoint quickly identifies the root cause of errors and provides error fixes so the user can remove the bugs. Vennsa Technologies is headquartered in Toronto, Ontario, Canada with dedicated sales force in US and in Japan.Telephone:  (416829-0091. Email: info@vennsa.comWebsite: www.vennsa.com.

Leave a Reply

featured blogs
Oct 26, 2020
Last week was the Linley Group's Fall Processor Conference. The conference opened, as usual, with Linley Gwenap's overview of the processor market (both silicon and IP). His opening keynote... [[ Click on the title to access the full blog on the Cadence Community s...
Oct 23, 2020
Processing a component onto a PCB used to be fairly straightforward. Through-hole products, or a single or double row surface mount with a larger centerline rarely offer unique challenges obtaining a proper solder joint. However, as electronics continue to get smaller and con...
Oct 23, 2020
[From the last episode: We noted that some inventions, like in-memory compute, aren'€™t intuitive, being driven instead by the math.] We have one more addition to add to our in-memory compute system. Remember that, when we use a regular memory, what goes in is an address '...
Oct 23, 2020
Any suggestions for a 4x4 keypad in which the keys aren'€™t wobbly and you don'€™t have to strike a key dead center for it to make contact?...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

Maxim's First Secure Micro with ChipDNA PUF Technology

Sponsored by Mouser Electronics and Maxim Integrated

Most applications today demand security, and that starts with your microcontroller. In order to get a truly secure MCU, you need a root of trust such as a physically unclonable function (PUF). In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis of Maxim Integrated about how the Maxim MAX32520 MCU with PUF can secure your next design.

Click here for more info about Amphenol RF 5G Wireless Connectors