industry news
Subscribe Now

SpringSoft Releases Third Generation Laker Custom IC Design Platform And New Analog Prototyping Tool

HSINCHU, Taiwan, April 17, 2012 — SpringSoft, Inc., a global supplier of specialized IC design software, today announced immediate availability of the Laker3™ custom IC design platform and new Laker™ Analog Prototyping tool. The third generation of the popular Laker product family delivers a complete OpenAccess (OA) environment for analog, mixed-signal, and custom digital design and layout that is optimized for performance and interoperability in 28 and 20-nanometer (nm) flows.

The Laker³ platform provides an entirely new interactive and modernized software infrastructure for all OA-based Laker products, including the Laker Advanced Design Platform (ADP), Laker Custom Layout SystemLaker Custom Digital Place and Route, as well as the new Laker Analog Prototyping tool. The platform increases OA performance, introduces next-generation layout technologies that are tuned for 28nm and 20nm design rules, and fully supports multi-vendor design flows with Interoperable process design kits (iPDK) and third-party tool integrations.

The new Laker Analog Prototyping tool provides early feedback on the impact of layout parasitics and other layout dependent effects (LDE), which can be particularly challenging to manage at the 20nm node. Its unique capabilities enable automated constraint generation, layout exploration, and rapid implementation in a single flow.

“We evaluated the Laker Analog Prototyping in our OpenAccess-based STARCAD-AMS environment. We confirmed it satisfied the requirements of the chip size and the placement constraints of STARC Motif circuits. We especially like how Laker automatically generates constraints from the circuit schematic and considers current flow during placement. Also, we expect it will be integrated into the STARCAD-AMS design flow soon,” said Kunihiko Tsuboi, senior manager for Japan’s Semiconductor Technology Academic Research Center (STARC).

Third Generation Platform

The Laker3 platform is built on a performance-driven infrastructure with pervasive multi-threading, new ultra-fast drawing capabilities, and 2-10X faster read/write operations compared the Si2 OpenAccess reference implementation. It also features an updated graphical user interface (GUI) with modern conventions, such as window tabbing, dockable windows and Qt-based look and feel, for a more productive and ‘personalized’ user experience. The design entry, custom layout, custom digital place and route, and analog prototyping tools share the same binary executable creating a unified environment that enables passing of design intent between tools. This front-to-back flow is able to fully leverage the automation benefits of constraint-driven design, schematic-driven layout (SDL) and ECO flows in order to improve overall accuracy and user productivity.

A new DRC engine that addresses 20nm design rules is used by Laker automation tools and for rule-driven editing during layout. For layout editing with ‘sign-off’ rule decks, which is critical for 20nm designs, Laker uses the award-winning Mentor Calibre RealTime interactive DRC tool. In addition, beginning with this release, interoperable PyCells can now be used with all Laker automation features that previously supported only MCell™ parameterized devices. 

“We have used Laker as our standard custom IC layout tool for many years resulting in successful tape-outs and turnaround time reduction,” said Satoru Washida, chief specialist of Group2 of Solutions Department 2, LSI Solutions Division at Toshiba Information Systems (Japan) Corporation. “With the enriched second-generation OpenAccess interoperability, sophisticated new GUI and greatly improved performance of Laker³, we expect to provide even more productivity to our customers.”

New Analog Prototyping Tool

The Laker Analog Prototyping tool is built directly into the Laker SDL flow to automate the process of analyzing advanced process effects and generating constraints to guide circuit layout. This rapid prototyping flow results in a more predictable design cycle and improves productivity with less time wasted on post-layout design adjustments compared to conventional methods. Key features include ‘smart’ placement techniques to automatically generate multiple DRC-correct and routable options, hierarchical structure to handle thousands of transistors, and full support for the complete range of industry standard parameterized device formats, including MCells, PyCells, C++ PCells, and Tcl PCells.

“Laker is the most widely used and broadly supported custom design solution with unmatched support for interoperable PDKs and multi-vendor tool flows,” said Dave Reed, senior director of marketing for custom IC design solutions at SpringSoft. “The new Lakerplatform builds on this foundation through the experience gained working with many customers worldwide and our continued investment in next-generation technologies. Collaboration with leading-edge companies working at 20nm was especially instrumental in driving the important new capabilities needed for advanced geometries.”

Availability & Pricing

The Laker3 software platform is shipping today for the complete family of OA-based custom IC design and layout products. Laker customers with current maintenance contracts can upgrade immediately at no charge. The new Laker Analog Prototyping tool is list priced starting at US$80,000 per year for a three-year subscription license. For more information about the Laker3 software, visit: www.springsoft.com/laker3.

About SpringSoft

SpringSoft, Inc. (TAIEX: 2473) is a global supplier of innovative automation technologies for the design and verification of complex digital, analog and mixed-signal SoCs. Its award-winning product portfolio is used by more than 400 of today’s leading semiconductor companies, foundries, and electronic systems OEMs. Headquartered in Hsinchu, Taiwan, SpringSoft is the largest company in Asia specializing in IC design software and a recognized industry leader in customer service with multiple R&D sites and local support offices around the world. For more information, visit www.springsoft.com.

Leave a Reply

featured blogs
Sep 27, 2021
Conduct full-lifecycle IC design reliability verification with PrimeSim Reliability Analysis, a chip design tool ensuring safety in SoC and IC applications. The post A Pioneering Approach to Safety: PrimeSim Reliability Takes Center Stage appeared first on From Silicon To So...
Sep 27, 2021
The latest release of the Tempus Timing Signoff Solution, 21.1, contains a lot of new capabilities. There are far too many to cover in a single blog post'”the customer presentation on Tempus is 90... [[ Click on the title to access the full blog on the Cadence Community sit...
Sep 24, 2021
Wi-Fi, NB-IoT, Bluetooth, LoRaWAN... This webinar will help you to choose the appropriate connectivity protocol for your IoT application....
Sep 23, 2021
The Global Environment Facility Small Grants Programme (GEF SGP), implemented by the United Nations Development Programme, is collaborating with the InnovateFPGA contest. Showcase your  skills with Intel Edge-Centric FPGAs and help develop technical solutions that reduce env...

featured video

Intel Architecture Day 2021: Data Center - Infrastructure Processing Unit

Sponsored by Intel

Intel unveiled its biggest architectural shifts in a generation for CPUs, GPUs and IPUs to satisfy the crushing demand for more compute performance at Architecture Day 2021. Guido Appenzeller, Chief Technology Officer of Intel's Data Platforms Group explains how the IPU's design enables cloud and communication service providers to reduce overhead and free up performance for central processing units.

Click here to learn more

featured paper

Designing device power-supply ICs in an application-specific automated test equipment system

Sponsored by Maxim Integrated (now part of Analog Devices)

This application note provides guidelines for selecting the device power-supply (DPS) IC in an automated test equipment (ATE) system. These considerations will help you select the right DPS IC for your specific ATE system. It also explains the best system level architecture to tackle the output current and thermal requirements of the ATE system.

Click to read more

featured chalk talk

Security Regulations Drive Requirements

Sponsored by Mouser Electronics and Silicon Labs

IoT Security certification schemes can be complex, but security identities and security certification inheritance can make this aspect of your IoT design quite a bit easier. In this episode of Chalk Talk, Amelia Dalton chats with Mike Dow from Silicon Labs about the current state of global security regulations, the difference between physical and logical attacks, and how Silicon Labs SoCs and modules can help you solve the security demands of your next design.

Click here for more information about Silicon Labs EFR32xG21B SoC & xGM210P Modules with Secure Vault