industry news
Subscribe Now

Nallatech Packs Altera Stratix V FPGA, Dual SFP+ and DDR3 SDRAM into Low-Profile, PCIe Gen 3 Network Processing Card

Camarillo, Calif. — March 29, 2012 – Nallatech, a leading supplier of high-performance FPGA solutions, announces the availability of the PCIe-385N. This FPGA network processing card delivers Altera Stratix V Series performance with PCI Express 8-lane Gen3 bandwidth in a ‘low profile’ half-height, half-length PCIe card.

The Nallatech PCIe-385N features a simple yet powerful architecture ideally suited for real-time network processing and algorithm-acceleration applications, including network monitoring, analytics, filtering, and data retention.

“The use of FPGA technology to accelerate network processing applications is a high growth area,” said Allan Cantle, president and founder of Nallatech.  “The PCIe-385N was designed from the ground up to be a high-performance, cost-effective, network processing platform capable of offloading processor-intensive tasks.” 

Technical Information

  • Support for several FPGAs within Altera’s latest Stratix V family. 
  • A PCIe Gen3 8-lane bus provides high bandwidth communications to the host processor.
  • The FPGA is directly coupled to two SFP+ ports supporting 1GbE, 10GbE, 10G SONET and various OTU standards up to 2f. 
  • The PCIe-385N features 2 banks of DDR3 SDRAM providing up to 16GBytes directly coupled to the Stratix V FPGA.
  • The compact form factor is the same size as a standard network card, allowing for easy integration into leading server platforms.

Availability

Nallatech has delivered first prototypes and is accepting orders for production units with delivery in Q3 2012. For further product details and availability information, please visit www.nallatech.com.

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
21 views