industry news
Subscribe Now

IAR Systems provides Stack Usage Analysis

Uppsala, Sweden—October 26, 2011—IAR Systems® today announced stack usage analysis functionality in its popular product IAR Embedded Workbench® for ARM®. The stack is a fundamental property of an embedded system. A proper setup of the stack is essential to system stability and reliability. Incorrectly used it may cause your system to wreak havoc in the strangest ways. Calculating the stack space is notoriously hard for all but the smallest embedded systems. Worst case maximum stack depth is very useful information in most embedded projects, as it greatly simplifies estimates of how much stack an application will need.

With stack usage analysis enabled, the linker will accurately calculate the maximum stack usage for each call graph root. A stack usage section will be added to the linker map file, with listings of the particular call chain that results in the maximum stack depth for each call graph root. The tool can also produce this information in XML format for post-processing activities. The compiler will generate this information for each separate C function. If there are indirect calls in your application, you can supply a list of the functions that are possible to call from each indirect call. If the application uses recursion, and for functions in modules that do not have stack usage information, you need to provide this information to the linker. This can be done by using a stack usage control file.

Stack usage analysis is available in IAR Embedded Workbench for ARM v 6.30 and beyond. Evaluation versions of IAR Embedded Workbench for ARM v. 6.30 are available at www.iar.com/downloads 

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

GaN Solutions Featuring EcoGaN™ and Nano Pulse Control
In this episode of Chalk Talk, Amelia Dalton and Kengo Ohmori from ROHM Semiconductor examine the details and benefits of ROHM Semiconductor’s new lineup of EcoGaN™ Power Stage ICs that can reduce the component count by 99% and the power loss of your next design by 55%. They also investigate ROHM’s Ultra-High-Speed Control IC Technology called Nano Pulse Control that maximizes the performance of GaN devices.
Oct 9, 2023
26,325 views