industry news
Subscribe Now

IAR Systems provides Stack Usage Analysis

Uppsala, Sweden—October 26, 2011—IAR Systems® today announced stack usage analysis functionality in its popular product IAR Embedded Workbench® for ARM®. The stack is a fundamental property of an embedded system. A proper setup of the stack is essential to system stability and reliability. Incorrectly used it may cause your system to wreak havoc in the strangest ways. Calculating the stack space is notoriously hard for all but the smallest embedded systems. Worst case maximum stack depth is very useful information in most embedded projects, as it greatly simplifies estimates of how much stack an application will need.

With stack usage analysis enabled, the linker will accurately calculate the maximum stack usage for each call graph root. A stack usage section will be added to the linker map file, with listings of the particular call chain that results in the maximum stack depth for each call graph root. The tool can also produce this information in XML format for post-processing activities. The compiler will generate this information for each separate C function. If there are indirect calls in your application, you can supply a list of the functions that are possible to call from each indirect call. If the application uses recursion, and for functions in modules that do not have stack usage information, you need to provide this information to the linker. This can be done by using a stack usage control file.

Stack usage analysis is available in IAR Embedded Workbench for ARM v 6.30 and beyond. Evaluation versions of IAR Embedded Workbench for ARM v. 6.30 are available at www.iar.com/downloads 

Leave a Reply

featured blogs
Feb 24, 2026
How a perfectly good Bosch HVAC system was undermined by preventable mistakes, and a thermostat interface that defies logic....

featured video

Cadence Chiplets Solutions | Helping you realize your chiplet ambitions

Sponsored by Cadence Design Systems

In this webinar, David Glasco, VP of Compute Solutions at Cadence, discusses how Cadence enables customers to transition from traditional monolithic SoC architectures to modular, scalable chiplet-based solutions, essential for meeting the growing demands of physical AI applications and high-performance computing.

Read eBook: Helping You Realize Your Chiplet Ambitions

featured chalk talk

Global Coverage With NTN
In this episode of Chalk Talk, Paul Fadlovich from TE Connectivity and Martin Lesund from Nordic Semiconductor and Amelia Dalton explore the what, why and how of NTN technology. They also explore the role that antennas play in satellite communication systems, and how Nordic Semiconductor’s nRF9151 System-in-Package and TE Connectivity’s broad range of antenna solutions can jump start your next global IoT design.
Feb 19, 2026
7,705 views